diff options
author | Linus Torvalds <torvalds@g5.osdl.org> | 2006-03-30 15:38:18 -0500 |
---|---|---|
committer | Linus Torvalds <torvalds@g5.osdl.org> | 2006-03-30 15:38:18 -0500 |
commit | d1127e40e8d75cd3855e35424937c73d0bcec558 (patch) | |
tree | 093f020e971827c63d3eed1d646022c581ded2ea /arch/ia64/mm/init.c | |
parent | 5abc97aa25b2c41413b3a520faee83f2282d9f18 (diff) | |
parent | c1c57d767100417f63c18da52d7e96f82b2b9e1a (diff) |
Merge branch 'release' of git://git.kernel.org/pub/scm/linux/kernel/git/aegl/linux-2.6
* 'release' of git://git.kernel.org/pub/scm/linux/kernel/git/aegl/linux-2.6:
[IA64] ioremap() should prefer WB over UC
[IA64] Add __mca_table to the DISCARD list in gate.lds
[IA64] Move __mca_table out of the __init section
[IA64] simplify some condition checks in iosapic_check_gsi_range
[IA64] correct some messages and fixes some minor things
[IA64-SGI] fix for-loop in sn_hwperf_geoid_to_cnode()
[IA64-SGI] sn_hwperf use of num_online_cpus()
[IA64] optimize flush_tlb_range on large numa box
[IA64] lazy_mmu_prot_update needs to be aware of huge pages
Diffstat (limited to 'arch/ia64/mm/init.c')
-rw-r--r-- | arch/ia64/mm/init.c | 8 |
1 files changed, 7 insertions, 1 deletions
diff --git a/arch/ia64/mm/init.c b/arch/ia64/mm/init.c index 2ef1151cde90..cafa8776a53d 100644 --- a/arch/ia64/mm/init.c +++ b/arch/ia64/mm/init.c | |||
@@ -109,6 +109,7 @@ lazy_mmu_prot_update (pte_t pte) | |||
109 | { | 109 | { |
110 | unsigned long addr; | 110 | unsigned long addr; |
111 | struct page *page; | 111 | struct page *page; |
112 | unsigned long order; | ||
112 | 113 | ||
113 | if (!pte_exec(pte)) | 114 | if (!pte_exec(pte)) |
114 | return; /* not an executable page... */ | 115 | return; /* not an executable page... */ |
@@ -119,7 +120,12 @@ lazy_mmu_prot_update (pte_t pte) | |||
119 | if (test_bit(PG_arch_1, &page->flags)) | 120 | if (test_bit(PG_arch_1, &page->flags)) |
120 | return; /* i-cache is already coherent with d-cache */ | 121 | return; /* i-cache is already coherent with d-cache */ |
121 | 122 | ||
122 | flush_icache_range(addr, addr + PAGE_SIZE); | 123 | if (PageCompound(page)) { |
124 | order = (unsigned long) (page[1].lru.prev); | ||
125 | flush_icache_range(addr, addr + (1UL << order << PAGE_SHIFT)); | ||
126 | } | ||
127 | else | ||
128 | flush_icache_range(addr, addr + PAGE_SIZE); | ||
123 | set_bit(PG_arch_1, &page->flags); /* mark page as clean */ | 129 | set_bit(PG_arch_1, &page->flags); /* mark page as clean */ |
124 | } | 130 | } |
125 | 131 | ||