aboutsummaryrefslogtreecommitdiffstats
path: root/arch/blackfin/mach-bf609/pm.c
diff options
context:
space:
mode:
authorSonic Zhang <sonic.zhang@analog.com>2012-05-15 01:04:24 -0400
committerBob Liu <lliubbo@gmail.com>2012-05-21 02:54:57 -0400
commit8bf7135fff46f6ac28baf28a8e4144f685b456a0 (patch)
treef769648ea45a40a73775baad38c2756ca2176e73 /arch/blackfin/mach-bf609/pm.c
parent5a84775e999a5579e10f7297776c71b0be2ebd74 (diff)
blackfin: bf60x: Rename the DDR controller macro
Rename the DDR controller macro from DDR0 to DMC0 to avoid confustion for bf60x. Signed-off-by: Sonic Zhang <sonic.zhang@analog.com> Signed-off-by: Bob Liu <lliubbo@gmail.com>
Diffstat (limited to 'arch/blackfin/mach-bf609/pm.c')
-rw-r--r--arch/blackfin/mach-bf609/pm.c14
1 files changed, 7 insertions, 7 deletions
diff --git a/arch/blackfin/mach-bf609/pm.c b/arch/blackfin/mach-bf609/pm.c
index df3b9b973f62..b76966eb16ad 100644
--- a/arch/blackfin/mach-bf609/pm.c
+++ b/arch/blackfin/mach-bf609/pm.c
@@ -165,11 +165,11 @@ void bf609_ddr_sr(void)
165{ 165{
166 uint32_t reg; 166 uint32_t reg;
167 167
168 reg = bfin_read_DDR0_CTL(); 168 reg = bfin_read_DMC0_CTL();
169 reg |= 0x8; 169 reg |= 0x8;
170 bfin_write_DDR0_CTL(reg); 170 bfin_write_DMC0_CTL(reg);
171 171
172 while (!(bfin_read_DDR0_STAT() & 0x8)) 172 while (!(bfin_read_DMC0_STAT() & 0x8))
173 continue; 173 continue;
174} 174}
175 175
@@ -177,14 +177,14 @@ __attribute__((l1_text))
177void bf609_ddr_sr_exit(void) 177void bf609_ddr_sr_exit(void)
178{ 178{
179 uint32_t reg; 179 uint32_t reg;
180 while (!(bfin_read_DDR0_STAT() & 0x1)) 180 while (!(bfin_read_DMC0_STAT() & 0x1))
181 continue; 181 continue;
182 182
183 reg = bfin_read_DDR0_CTL(); 183 reg = bfin_read_DMC0_CTL();
184 reg &= ~0x8; 184 reg &= ~0x8;
185 bfin_write_DDR0_CTL(reg); 185 bfin_write_DMC0_CTL(reg);
186 186
187 while ((bfin_read_DDR0_STAT() & 0x8)) 187 while ((bfin_read_DMC0_STAT() & 0x8))
188 continue; 188 continue;
189} 189}
190 190