aboutsummaryrefslogtreecommitdiffstats
path: root/arch/arm
diff options
context:
space:
mode:
authorGregory CLEMENT <gregory.clement@free-electrons.com>2013-05-20 10:13:27 -0400
committerJason Cooper <jason@lakedaemon.net>2013-05-20 13:44:54 -0400
commit489e138eec96f529c5e8d4cd3ea45882ecdbf5ca (patch)
treebadd323fe90ee0a813bde9f896bc6c30067e7a2c /arch/arm
parent2b8b2797142c7951e635c6eec5d1705ee9bc45c5 (diff)
ARM: dts: mvebu: Fix wrong the address reg value for the L2-cache node
During the conversion to the internal-regs' subnode, the L2-cache node haven not been converted (due to a wrong choice made by myself during the resolution of the merge conflict when I rebased the commit). This leads to wrong address for L2 cache which prevent it to be used on Armada 370. This commit fix the address reg of the e L2-cache node. Signed-off-by: Gregory CLEMENT <gregory.clement@free-electrons.com> Signed-off-by: Jason Cooper <jason@lakedaemon.net>
Diffstat (limited to 'arch/arm')
-rw-r--r--arch/arm/boot/dts/armada-370.dtsi2
1 files changed, 1 insertions, 1 deletions
diff --git a/arch/arm/boot/dts/armada-370.dtsi b/arch/arm/boot/dts/armada-370.dtsi
index a1a870364dd8..aee2b1866ce2 100644
--- a/arch/arm/boot/dts/armada-370.dtsi
+++ b/arch/arm/boot/dts/armada-370.dtsi
@@ -39,7 +39,7 @@
39 39
40 L2: l2-cache { 40 L2: l2-cache {
41 compatible = "marvell,aurora-outer-cache"; 41 compatible = "marvell,aurora-outer-cache";
42 reg = <0xd0008000 0x1000>; 42 reg = <0x08000 0x1000>;
43 cache-id-part = <0x100>; 43 cache-id-part = <0x100>;
44 wt-override; 44 wt-override;
45 }; 45 };