arm/arm64: KVM: make the value of ICC_SRE_EL1 a per-VM variable

ICC_SRE_EL1 is a system register allowing msr/mrs accesses to the
GIC CPU interface for EL1 (guests). Currently we force it to 0, but
for proper GICv3 support we have to allow guests to use it (depending
on their selected virtual GIC model).
So add ICC_SRE_EL1 to the list of saved/restored registers on a
world switch, but actually disallow a guest to change it by only
restoring a fixed, once-initialized value.
This value depends on the GIC model userland has chosen for a guest.

Signed-off-by: Andre Przywara <andre.przywara@arm.com>
Reviewed-by: Christoffer Dall <christoffer.dall@linaro.org>
Acked-by: Marc Zyngier <marc.zyngier@arm.com>
Signed-off-by: Christoffer Dall <christoffer.dall@linaro.org>

2 files changed, 10 insertions, 5 deletions

diff --git a/arch/arm64/kernel/asm-offsets.c b/arch/arm64/kernel/asm-offsets.c
index 9a9fce090d58..9d34486985fd 100644
--- a/arch/arm64/kernel/asm-offsets.c
+++ b/arch/arm64/kernel/asm-offsets.c
@@ -140,6 +140,7 @@ int main(void)
   DEFINE(VGIC_V2_CPU_ELRSR,     offsetof(struct vgic_cpu, vgic_v2.vgic_elrsr));
   DEFINE(VGIC_V2_CPU_APR,       offsetof(struct vgic_cpu, vgic_v2.vgic_apr));
   DEFINE(VGIC_V2_CPU_LR,        offsetof(struct vgic_cpu, vgic_v2.vgic_lr));
+  DEFINE(VGIC_V3_CPU_SRE,       offsetof(struct vgic_cpu, vgic_v3.vgic_sre));
   DEFINE(VGIC_V3_CPU_HCR,       offsetof(struct vgic_cpu, vgic_v3.vgic_hcr));
   DEFINE(VGIC_V3_CPU_VMCR,      offsetof(struct vgic_cpu, vgic_v3.vgic_vmcr));
   DEFINE(VGIC_V3_CPU_MISR,      offsetof(struct vgic_cpu, vgic_v3.vgic_misr));
diff --git a/arch/arm64/kvm/vgic-v3-switch.S b/arch/arm64/kvm/vgic-v3-switch.S
index d16046999e06..617a012a0107 100644
--- a/arch/arm64/kvm/vgic-v3-switch.S
+++ b/arch/arm64/kvm/vgic-v3-switch.S
@@ -148,17 +148,18 @@
  * x0: Register pointing to VCPU struct
  */
 .macro  restore_vgic_v3_state
-        // Disable SRE_EL1 access. Necessary, otherwise
-        // ICH_VMCR_EL2.VFIQEn becomes one, and FIQ happens...
-        msr_s   ICC_SRE_EL1, xzr
-        isb
-
         // Compute the address of struct vgic_cpu
         add     x3, x0, #VCPU_VGIC_CPU
 
         // Restore all interesting registers
         ldr     w4, [x3, #VGIC_V3_CPU_HCR]
         ldr     w5, [x3, #VGIC_V3_CPU_VMCR]
+        ldr     w25, [x3, #VGIC_V3_CPU_SRE]
+
+        msr_s   ICC_SRE_EL1, x25
+
+        // make sure SRE is valid before writing the other registers
+        isb
 
         msr_s   ICH_HCR_EL2, x4
         msr_s   ICH_VMCR_EL2, x5
@@ -244,9 +245,12 @@
         dsb     sy
 
         // Prevent the guest from touching the GIC system registers
+        // if SRE isn't enabled for GICv3 emulation
+        cbnz    x25, 1f
         mrs_s   x5, ICC_SRE_EL2
         and     x5, x5, #~ICC_SRE_EL2_ENABLE
         msr_s   ICC_SRE_EL2, x5
+1:
 .endm
 
 ENTRY(__save_vgic_v3_state)