aboutsummaryrefslogtreecommitdiffstats
path: root/arch/arm/plat-samsung/include
diff options
context:
space:
mode:
authorPankaj Dubey <pankaj.dubey@samsung.com>2014-11-12 21:42:59 -0500
committerKukjin Kim <kgene.kim@samsung.com>2014-11-12 21:42:59 -0500
commit9c50b2a98cf0ca70480b70a4490a87177519094c (patch)
tree87cc3025d0eb649ef258b4bc3b558efe34dfd3b4 /arch/arm/plat-samsung/include
parent13cfa6c4f7facfc690ba9e99ec382c151fddaced (diff)
ARM: EXYNOS: Remove unused static iomapping
This patch removes all unused static iomapping from exynos4/5_iodesc table, and at the same time removes related macros from mach/map.h and plat/map-s5p.h. All such mappings are present in exynos.c but not currently there are no users of these mappings, so it is safe to remove these. Signed-off-by: Pankaj Dubey <pankaj.dubey@samsung.com> Signed-off-by: Kukjin Kim <kgene.kim@samsung.com>
Diffstat (limited to 'arch/arm/plat-samsung/include')
-rw-r--r--arch/arm/plat-samsung/include/plat/map-s5p.h21
1 files changed, 0 insertions, 21 deletions
diff --git a/arch/arm/plat-samsung/include/plat/map-s5p.h b/arch/arm/plat-samsung/include/plat/map-s5p.h
index f5b9d3ff9cd4..f5cf2bd208e0 100644
--- a/arch/arm/plat-samsung/include/plat/map-s5p.h
+++ b/arch/arm/plat-samsung/include/plat/map-s5p.h
@@ -15,43 +15,22 @@
15 15
16#define S5P_VA_CHIPID S3C_ADDR(0x02000000) 16#define S5P_VA_CHIPID S3C_ADDR(0x02000000)
17#define S5P_VA_CMU S3C_ADDR(0x02100000) 17#define S5P_VA_CMU S3C_ADDR(0x02100000)
18#define S5P_VA_GPIO S3C_ADDR(0x02200000)
19#define S5P_VA_GPIO1 S5P_VA_GPIO
20#define S5P_VA_GPIO2 S3C_ADDR(0x02240000)
21#define S5P_VA_GPIO3 S3C_ADDR(0x02280000)
22 18
23#define S5P_VA_SYSRAM S3C_ADDR(0x02400000)
24#define S5P_VA_SYSRAM_NS S3C_ADDR(0x02410000)
25#define S5P_VA_DMC0 S3C_ADDR(0x02440000) 19#define S5P_VA_DMC0 S3C_ADDR(0x02440000)
26#define S5P_VA_DMC1 S3C_ADDR(0x02480000) 20#define S5P_VA_DMC1 S3C_ADDR(0x02480000)
27#define S5P_VA_SROMC S3C_ADDR(0x024C0000) 21#define S5P_VA_SROMC S3C_ADDR(0x024C0000)
28 22
29#define S5P_VA_SYSTIMER S3C_ADDR(0x02500000)
30#define S5P_VA_L2CC S3C_ADDR(0x02600000)
31
32#define S5P_VA_COMBINER_BASE S3C_ADDR(0x02700000)
33#define S5P_VA_COMBINER(x) (S5P_VA_COMBINER_BASE + ((x) >> 2) * 0x10)
34
35#define S5P_VA_COREPERI_BASE S3C_ADDR(0x02800000) 23#define S5P_VA_COREPERI_BASE S3C_ADDR(0x02800000)
36#define S5P_VA_COREPERI(x) (S5P_VA_COREPERI_BASE + (x)) 24#define S5P_VA_COREPERI(x) (S5P_VA_COREPERI_BASE + (x))
37#define S5P_VA_SCU S5P_VA_COREPERI(0x0) 25#define S5P_VA_SCU S5P_VA_COREPERI(0x0)
38#define S5P_VA_TWD S5P_VA_COREPERI(0x600) 26#define S5P_VA_TWD S5P_VA_COREPERI(0x600)
39 27
40#define S5P_VA_GIC_CPU S3C_ADDR(0x02810000)
41#define S5P_VA_GIC_DIST S3C_ADDR(0x02820000)
42
43#define VA_VIC(x) (S3C_VA_IRQ + ((x) * 0x10000)) 28#define VA_VIC(x) (S3C_VA_IRQ + ((x) * 0x10000))
44#define VA_VIC0 VA_VIC(0) 29#define VA_VIC0 VA_VIC(0)
45#define VA_VIC1 VA_VIC(1) 30#define VA_VIC1 VA_VIC(1)
46#define VA_VIC2 VA_VIC(2) 31#define VA_VIC2 VA_VIC(2)
47#define VA_VIC3 VA_VIC(3) 32#define VA_VIC3 VA_VIC(3)
48 33
49#define S5P_VA_UART(x) (S3C_VA_UART + ((x) * S3C_UART_OFFSET))
50#define S5P_VA_UART0 S5P_VA_UART(0)
51#define S5P_VA_UART1 S5P_VA_UART(1)
52#define S5P_VA_UART2 S5P_VA_UART(2)
53#define S5P_VA_UART3 S5P_VA_UART(3)
54
55#ifndef S3C_UART_OFFSET 34#ifndef S3C_UART_OFFSET
56#define S3C_UART_OFFSET (0x400) 35#define S3C_UART_OFFSET (0x400)
57#endif 36#endif