aboutsummaryrefslogtreecommitdiffstats
path: root/arch/arm/plat-s5pc1xx
diff options
context:
space:
mode:
authorBen Dooks <ben-linux@fluff.org>2010-01-19 04:36:12 -0500
committerBen Dooks <ben-linux@fluff.org>2010-01-19 04:36:12 -0500
commitea2de1dc8b5872de21a03757dca9d1560b5c9a81 (patch)
tree5501528ce36e2cbfff47ea5ffb1398f5d98ff330 /arch/arm/plat-s5pc1xx
parent668dfc7527eb755e1bf194bf19c0c281e9df6deb (diff)
parentf9e011b6b305d38445bbd4a1e7a8814e056de37b (diff)
ARM: Merge next-samsung-clock2
Merge branch 'next-samsung-clock2' into next-samsung-try7
Diffstat (limited to 'arch/arm/plat-s5pc1xx')
-rw-r--r--arch/arm/plat-s5pc1xx/clock.c9
1 files changed, 2 insertions, 7 deletions
diff --git a/arch/arm/plat-s5pc1xx/clock.c b/arch/arm/plat-s5pc1xx/clock.c
index aec0305174aa..387f23190c3c 100644
--- a/arch/arm/plat-s5pc1xx/clock.c
+++ b/arch/arm/plat-s5pc1xx/clock.c
@@ -64,18 +64,12 @@ struct clk clk_54m = {
64 .rate = 54000000, 64 .rate = 54000000,
65}; 65};
66 66
67static int clk_dummy_enable(struct clk *clk, int enable)
68{
69 return 0;
70}
71
72struct clk clk_hd0 = { 67struct clk clk_hd0 = {
73 .name = "hclkd0", 68 .name = "hclkd0",
74 .id = -1, 69 .id = -1,
75 .rate = 0, 70 .rate = 0,
76 .parent = NULL, 71 .parent = NULL,
77 .ctrlbit = 0, 72 .ctrlbit = 0,
78 .enable = clk_dummy_enable,
79 .ops = &clk_ops_def_setrate, 73 .ops = &clk_ops_def_setrate,
80}; 74};
81 75
@@ -86,7 +80,6 @@ struct clk clk_pd0 = {
86 .parent = NULL, 80 .parent = NULL,
87 .ctrlbit = 0, 81 .ctrlbit = 0,
88 .ops = &clk_ops_def_setrate, 82 .ops = &clk_ops_def_setrate,
89 .enable = clk_dummy_enable,
90}; 83};
91 84
92static int s5pc1xx_clk_gate(void __iomem *reg, struct clk *clk, int enable) 85static int s5pc1xx_clk_gate(void __iomem *reg, struct clk *clk, int enable)
@@ -680,6 +673,8 @@ static struct clk s5pc100_init_clocks[] = {
680static struct clk *clks[] __initdata = { 673static struct clk *clks[] __initdata = {
681 &clk_ext, 674 &clk_ext,
682 &clk_epll, 675 &clk_epll,
676 &clk_pd0,
677 &clk_hd0,
683 &clk_27m, 678 &clk_27m,
684 &clk_48m, 679 &clk_48m,
685 &clk_54m, 680 &clk_54m,