aboutsummaryrefslogtreecommitdiffstats
path: root/arch/arm/mm/cache-tauros2.c
diff options
context:
space:
mode:
authorChao Xie <xiechao.mail@gmail.com>2012-07-31 02:13:10 -0400
committerHaojian Zhuang <haojian.zhuang@gmail.com>2012-08-16 04:16:06 -0400
commit5967b546dd7142e7747993bb4c79422cd7b6f34f (patch)
tree5d8a9d5e5818b7aed29bba94a1411aff3c03c4be /arch/arm/mm/cache-tauros2.c
parent0d2ee5d773c209504db643ec4d4b9f3624a6663f (diff)
ARM: cache: fix uninitialized ptr in tauros2_init
init the variable "mode" to NULL to ensure the later NULL checking is taking effect. Signed-off-by: Chao Xie <xiechao.mail@gmail.com> Signed-off-by: Haojian Zhuang <haojian.zhuang@gmail.com>
Diffstat (limited to 'arch/arm/mm/cache-tauros2.c')
-rw-r--r--arch/arm/mm/cache-tauros2.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/arch/arm/mm/cache-tauros2.c b/arch/arm/mm/cache-tauros2.c
index 23a7643e9a87..97e2ac81399f 100644
--- a/arch/arm/mm/cache-tauros2.c
+++ b/arch/arm/mm/cache-tauros2.c
@@ -192,7 +192,7 @@ static inline void __init write_actlr(u32 actlr)
192void __init tauros2_init(void) 192void __init tauros2_init(void)
193{ 193{
194 extern int processor_id; 194 extern int processor_id;
195 char *mode; 195 char *mode = NULL;
196 196
197 disable_l2_prefetch(); 197 disable_l2_prefetch();
198 198