diff options
author | Linus Torvalds <torvalds@linux-foundation.org> | 2009-04-03 12:05:40 -0400 |
---|---|---|
committer | Linus Torvalds <torvalds@linux-foundation.org> | 2009-04-03 12:05:40 -0400 |
commit | 31e6e2dac575c9d21a6ec56ca52ae89086baa705 (patch) | |
tree | a83dc42a3e4ff2e49e532031ec3e86c402e4baa1 /arch/arm/mm/cache-feroceon-l2.c | |
parent | ea02259fdf47ca81ff3ca0c22906d989094fb8ff (diff) | |
parent | 67a52bb90b515c2a96ec51a3571bcd70a2fadb50 (diff) |
Merge master.kernel.org:/home/rmk/linux-2.6-arm
* master.kernel.org:/home/rmk/linux-2.6-arm:
[ARM] fix build-breaking 7a192ec commit
ARM: Add SMSC911X support to Overo platform (V2)
arm: update omap_ldp defconfig to use smsc911x
arm: update realview defconfigs to use smsc911x
arm: update pcm037 defconfig to use smsc911x
arm: convert omap ldp platform to use smsc911x
arm: convert realview platform to use smsc911x
arm: convert pcm037 platform to use smsc911x
[ARM] 5444/1: ARM: Realview: Fix event-device multiplicators in localtimer.c
[ARM] 5442/1: pxa/cm-x255: fix reverse RDY gpios in PCMCIA driver
[ARM] 5441/1: Use pr_err on error paths in at91 pm
[ARM] 5440/1: Fix VFP state corruption due to preemption during VFP exceptions
[ARM] 5439/1: Do not clear bit 10 of DFSR during abort handling on ARMv6
[ARM] 5437/1: Add documentation for "nohlt" kernel parameter
[ARM] 5436/1: ARM: OMAP: Fix compile for rx51
[ARM] arch_reset() now takes a second parameter
[ARM] Kirkwood: small L2 code cleanup
[ARM] Kirkwood: invalidate L2 cache before enabling it
Diffstat (limited to 'arch/arm/mm/cache-feroceon-l2.c')
-rw-r--r-- | arch/arm/mm/cache-feroceon-l2.c | 9 |
1 files changed, 6 insertions, 3 deletions
diff --git a/arch/arm/mm/cache-feroceon-l2.c b/arch/arm/mm/cache-feroceon-l2.c index d6dd83826f8a..6e77c042d8e9 100644 --- a/arch/arm/mm/cache-feroceon-l2.c +++ b/arch/arm/mm/cache-feroceon-l2.c | |||
@@ -115,6 +115,10 @@ static inline void l2_inv_pa_range(unsigned long start, unsigned long end) | |||
115 | raw_local_irq_restore(flags); | 115 | raw_local_irq_restore(flags); |
116 | } | 116 | } |
117 | 117 | ||
118 | static inline void l2_inv_all(void) | ||
119 | { | ||
120 | __asm__("mcr p15, 1, %0, c15, c11, 0" : : "r" (0)); | ||
121 | } | ||
118 | 122 | ||
119 | /* | 123 | /* |
120 | * Linux primitives. | 124 | * Linux primitives. |
@@ -254,9 +258,7 @@ static void __init enable_dcache(void) | |||
254 | 258 | ||
255 | static void __init __invalidate_icache(void) | 259 | static void __init __invalidate_icache(void) |
256 | { | 260 | { |
257 | int dummy; | 261 | __asm__("mcr p15, 0, %0, c7, c5, 0" : : "r" (0)); |
258 | |||
259 | __asm__ __volatile__("mcr p15, 0, %0, c7, c5, 0" : "=r" (dummy)); | ||
260 | } | 262 | } |
261 | 263 | ||
262 | static int __init invalidate_and_disable_icache(void) | 264 | static int __init invalidate_and_disable_icache(void) |
@@ -321,6 +323,7 @@ static void __init enable_l2(void) | |||
321 | 323 | ||
322 | d = flush_and_disable_dcache(); | 324 | d = flush_and_disable_dcache(); |
323 | i = invalidate_and_disable_icache(); | 325 | i = invalidate_and_disable_icache(); |
326 | l2_inv_all(); | ||
324 | write_extra_features(u | 0x00400000); | 327 | write_extra_features(u | 0x00400000); |
325 | if (i) | 328 | if (i) |
326 | enable_icache(); | 329 | enable_icache(); |