diff options
author | Linus Torvalds <torvalds@linux-foundation.org> | 2012-06-01 19:57:51 -0400 |
---|---|---|
committer | Linus Torvalds <torvalds@linux-foundation.org> | 2012-06-01 19:57:51 -0400 |
commit | 804ce9866d56130032c9c8afc90a1297b7deed56 (patch) | |
tree | 6dd70984f411d2a3624d3f8db7facc3d6396b9ad /arch/arm/mach-s3c64xx | |
parent | f5e7e844a571124ffc117d4696787d6afc4fc5ae (diff) | |
parent | c895305e806b4346006d3cfba2b432d52268ecd3 (diff) |
Merge tag 'fbdev-updates-for-3.5' of git://github.com/schandinat/linux-2.6
Pull fbdev updates from Florian Tobias Schandinat:
- driver for AUO-K1900 and AUO-K1901 epaper controller
- large updates for OMAP (e.g. decouple HDMI audio and video)
- some updates for Exynos and SH Mobile
- various other small fixes and cleanups
* tag 'fbdev-updates-for-3.5' of git://github.com/schandinat/linux-2.6: (130 commits)
video: bfin_adv7393fb: Fix cleanup code
video: exynos_dp: reduce delay time when configuring video setting
video: exynos_dp: move sw reset prioir to enabling sw defined function
video: exynos_dp: use devm_ functions
fb: handle NULL pointers in framebuffer release
OMAPDSS: HDMI: OMAP4: Update IRQ flags for the HPD IRQ request
OMAPDSS: Apply VENC timings even if panel is disabled
OMAPDSS: VENC/DISPC: Delay dividing Y resolution for managers connected to VENC
OMAPDSS: DISPC: Support rotation through TILER
OMAPDSS: VRFB: remove compiler warnings when CONFIG_BUG=n
OMAPFB: remove compiler warnings when CONFIG_BUG=n
OMAPDSS: remove compiler warnings when CONFIG_BUG=n
OMAPDSS: DISPC: fix usage of dispc_ovl_set_accu_uv
OMAPDSS: use DSI_FIFO_BUG workaround only for manual update displays
OMAPDSS: DSI: Support command mode interleaving during video mode blanking periods
OMAPDSS: DISPC: Update Accumulator configuration for chroma plane
drivers/video: fsl-diu-fb: don't initialize the THRESHOLDS registers
video: exynos mipi dsi: support reverse panel type
video: exynos mipi dsi: Properly interpret the interrupt source flags
video: exynos mipi dsi: Avoid races in probe()
...
Diffstat (limited to 'arch/arm/mach-s3c64xx')
-rw-r--r-- | arch/arm/mach-s3c64xx/mach-anw6410.c | 25 | ||||
-rw-r--r-- | arch/arm/mach-s3c64xx/mach-crag6410.c | 25 | ||||
-rw-r--r-- | arch/arm/mach-s3c64xx/mach-hmt.c | 24 | ||||
-rw-r--r-- | arch/arm/mach-s3c64xx/mach-mini6410.c | 92 | ||||
-rw-r--r-- | arch/arm/mach-s3c64xx/mach-real6410.c | 90 | ||||
-rw-r--r-- | arch/arm/mach-s3c64xx/mach-smartq5.c | 26 | ||||
-rw-r--r-- | arch/arm/mach-s3c64xx/mach-smartq7.c | 26 | ||||
-rw-r--r-- | arch/arm/mach-s3c64xx/mach-smdk6410.c | 25 |
8 files changed, 192 insertions, 141 deletions
diff --git a/arch/arm/mach-s3c64xx/mach-anw6410.c b/arch/arm/mach-s3c64xx/mach-anw6410.c index 314df0518afd..ffa29ddfdfce 100644 --- a/arch/arm/mach-s3c64xx/mach-anw6410.c +++ b/arch/arm/mach-s3c64xx/mach-anw6410.c | |||
@@ -134,24 +134,27 @@ static struct platform_device anw6410_lcd_powerdev = { | |||
134 | }; | 134 | }; |
135 | 135 | ||
136 | static struct s3c_fb_pd_win anw6410_fb_win0 = { | 136 | static struct s3c_fb_pd_win anw6410_fb_win0 = { |
137 | /* this is to ensure we use win0 */ | ||
138 | .win_mode = { | ||
139 | .left_margin = 8, | ||
140 | .right_margin = 13, | ||
141 | .upper_margin = 7, | ||
142 | .lower_margin = 5, | ||
143 | .hsync_len = 3, | ||
144 | .vsync_len = 1, | ||
145 | .xres = 800, | ||
146 | .yres = 480, | ||
147 | }, | ||
148 | .max_bpp = 32, | 137 | .max_bpp = 32, |
149 | .default_bpp = 16, | 138 | .default_bpp = 16, |
139 | .xres = 800, | ||
140 | .yres = 480, | ||
141 | }; | ||
142 | |||
143 | static struct fb_videomode anw6410_lcd_timing = { | ||
144 | .left_margin = 8, | ||
145 | .right_margin = 13, | ||
146 | .upper_margin = 7, | ||
147 | .lower_margin = 5, | ||
148 | .hsync_len = 3, | ||
149 | .vsync_len = 1, | ||
150 | .xres = 800, | ||
151 | .yres = 480, | ||
150 | }; | 152 | }; |
151 | 153 | ||
152 | /* 405566 clocks per frame => 60Hz refresh requires 24333960Hz clock */ | 154 | /* 405566 clocks per frame => 60Hz refresh requires 24333960Hz clock */ |
153 | static struct s3c_fb_platdata anw6410_lcd_pdata __initdata = { | 155 | static struct s3c_fb_platdata anw6410_lcd_pdata __initdata = { |
154 | .setup_gpio = s3c64xx_fb_gpio_setup_24bpp, | 156 | .setup_gpio = s3c64xx_fb_gpio_setup_24bpp, |
157 | .vtiming = &anw6410_lcd_timing, | ||
155 | .win[0] = &anw6410_fb_win0, | 158 | .win[0] = &anw6410_fb_win0, |
156 | .vidcon0 = VIDCON0_VIDOUT_RGB | VIDCON0_PNRMODE_RGB, | 159 | .vidcon0 = VIDCON0_VIDOUT_RGB | VIDCON0_PNRMODE_RGB, |
157 | .vidcon1 = VIDCON1_INV_HSYNC | VIDCON1_INV_VSYNC, | 160 | .vidcon1 = VIDCON1_INV_HSYNC | VIDCON1_INV_VSYNC, |
diff --git a/arch/arm/mach-s3c64xx/mach-crag6410.c b/arch/arm/mach-s3c64xx/mach-crag6410.c index 6b20a71d7dbf..d0c352d861f8 100644 --- a/arch/arm/mach-s3c64xx/mach-crag6410.c +++ b/arch/arm/mach-s3c64xx/mach-crag6410.c | |||
@@ -151,26 +151,29 @@ static struct platform_device crag6410_lcd_powerdev = { | |||
151 | 151 | ||
152 | /* 640x480 URT */ | 152 | /* 640x480 URT */ |
153 | static struct s3c_fb_pd_win crag6410_fb_win0 = { | 153 | static struct s3c_fb_pd_win crag6410_fb_win0 = { |
154 | /* this is to ensure we use win0 */ | ||
155 | .win_mode = { | ||
156 | .left_margin = 150, | ||
157 | .right_margin = 80, | ||
158 | .upper_margin = 40, | ||
159 | .lower_margin = 5, | ||
160 | .hsync_len = 40, | ||
161 | .vsync_len = 5, | ||
162 | .xres = 640, | ||
163 | .yres = 480, | ||
164 | }, | ||
165 | .max_bpp = 32, | 154 | .max_bpp = 32, |
166 | .default_bpp = 16, | 155 | .default_bpp = 16, |
156 | .xres = 640, | ||
157 | .yres = 480, | ||
167 | .virtual_y = 480 * 2, | 158 | .virtual_y = 480 * 2, |
168 | .virtual_x = 640, | 159 | .virtual_x = 640, |
169 | }; | 160 | }; |
170 | 161 | ||
162 | static struct fb_videomode crag6410_lcd_timing = { | ||
163 | .left_margin = 150, | ||
164 | .right_margin = 80, | ||
165 | .upper_margin = 40, | ||
166 | .lower_margin = 5, | ||
167 | .hsync_len = 40, | ||
168 | .vsync_len = 5, | ||
169 | .xres = 640, | ||
170 | .yres = 480, | ||
171 | }; | ||
172 | |||
171 | /* 405566 clocks per frame => 60Hz refresh requires 24333960Hz clock */ | 173 | /* 405566 clocks per frame => 60Hz refresh requires 24333960Hz clock */ |
172 | static struct s3c_fb_platdata crag6410_lcd_pdata __initdata = { | 174 | static struct s3c_fb_platdata crag6410_lcd_pdata __initdata = { |
173 | .setup_gpio = s3c64xx_fb_gpio_setup_24bpp, | 175 | .setup_gpio = s3c64xx_fb_gpio_setup_24bpp, |
176 | .vtiming = &crag6410_lcd_timing, | ||
174 | .win[0] = &crag6410_fb_win0, | 177 | .win[0] = &crag6410_fb_win0, |
175 | .vidcon0 = VIDCON0_VIDOUT_RGB | VIDCON0_PNRMODE_RGB, | 178 | .vidcon0 = VIDCON0_VIDOUT_RGB | VIDCON0_PNRMODE_RGB, |
176 | .vidcon1 = VIDCON1_INV_HSYNC | VIDCON1_INV_VSYNC, | 179 | .vidcon1 = VIDCON1_INV_HSYNC | VIDCON1_INV_VSYNC, |
diff --git a/arch/arm/mach-s3c64xx/mach-hmt.c b/arch/arm/mach-s3c64xx/mach-hmt.c index 1bf6b9da20fc..689088162f77 100644 --- a/arch/arm/mach-s3c64xx/mach-hmt.c +++ b/arch/arm/mach-s3c64xx/mach-hmt.c | |||
@@ -129,23 +129,27 @@ static struct platform_device hmt_backlight_device = { | |||
129 | }; | 129 | }; |
130 | 130 | ||
131 | static struct s3c_fb_pd_win hmt_fb_win0 = { | 131 | static struct s3c_fb_pd_win hmt_fb_win0 = { |
132 | .win_mode = { | ||
133 | .left_margin = 8, | ||
134 | .right_margin = 13, | ||
135 | .upper_margin = 7, | ||
136 | .lower_margin = 5, | ||
137 | .hsync_len = 3, | ||
138 | .vsync_len = 1, | ||
139 | .xres = 800, | ||
140 | .yres = 480, | ||
141 | }, | ||
142 | .max_bpp = 32, | 132 | .max_bpp = 32, |
143 | .default_bpp = 16, | 133 | .default_bpp = 16, |
134 | .xres = 800, | ||
135 | .yres = 480, | ||
136 | }; | ||
137 | |||
138 | static struct fb_videomode hmt_lcd_timing = { | ||
139 | .left_margin = 8, | ||
140 | .right_margin = 13, | ||
141 | .upper_margin = 7, | ||
142 | .lower_margin = 5, | ||
143 | .hsync_len = 3, | ||
144 | .vsync_len = 1, | ||
145 | .xres = 800, | ||
146 | .yres = 480, | ||
144 | }; | 147 | }; |
145 | 148 | ||
146 | /* 405566 clocks per frame => 60Hz refresh requires 24333960Hz clock */ | 149 | /* 405566 clocks per frame => 60Hz refresh requires 24333960Hz clock */ |
147 | static struct s3c_fb_platdata hmt_lcd_pdata __initdata = { | 150 | static struct s3c_fb_platdata hmt_lcd_pdata __initdata = { |
148 | .setup_gpio = s3c64xx_fb_gpio_setup_24bpp, | 151 | .setup_gpio = s3c64xx_fb_gpio_setup_24bpp, |
152 | .vtiming = &hmt_lcd_timing, | ||
149 | .win[0] = &hmt_fb_win0, | 153 | .win[0] = &hmt_fb_win0, |
150 | .vidcon0 = VIDCON0_VIDOUT_RGB | VIDCON0_PNRMODE_RGB, | 154 | .vidcon0 = VIDCON0_VIDOUT_RGB | VIDCON0_PNRMODE_RGB, |
151 | .vidcon1 = VIDCON1_INV_HSYNC | VIDCON1_INV_VSYNC, | 155 | .vidcon1 = VIDCON1_INV_HSYNC | VIDCON1_INV_VSYNC, |
diff --git a/arch/arm/mach-s3c64xx/mach-mini6410.c b/arch/arm/mach-s3c64xx/mach-mini6410.c index f8ea61ea3b33..5539a255a704 100644 --- a/arch/arm/mach-s3c64xx/mach-mini6410.c +++ b/arch/arm/mach-s3c64xx/mach-mini6410.c | |||
@@ -140,41 +140,59 @@ static struct s3c2410_platform_nand mini6410_nand_info = { | |||
140 | .sets = mini6410_nand_sets, | 140 | .sets = mini6410_nand_sets, |
141 | }; | 141 | }; |
142 | 142 | ||
143 | static struct s3c_fb_pd_win mini6410_fb_win[] = { | 143 | static struct s3c_fb_pd_win mini6410_lcd_type0_fb_win = { |
144 | .max_bpp = 32, | ||
145 | .default_bpp = 16, | ||
146 | .xres = 480, | ||
147 | .yres = 272, | ||
148 | }; | ||
149 | |||
150 | static struct fb_videomode mini6410_lcd_type0_timing = { | ||
151 | /* 4.3" 480x272 */ | ||
152 | .left_margin = 3, | ||
153 | .right_margin = 2, | ||
154 | .upper_margin = 1, | ||
155 | .lower_margin = 1, | ||
156 | .hsync_len = 40, | ||
157 | .vsync_len = 1, | ||
158 | .xres = 480, | ||
159 | .yres = 272, | ||
160 | }; | ||
161 | |||
162 | static struct s3c_fb_pd_win mini6410_lcd_type1_fb_win = { | ||
163 | .max_bpp = 32, | ||
164 | .default_bpp = 16, | ||
165 | .xres = 800, | ||
166 | .yres = 480, | ||
167 | }; | ||
168 | |||
169 | static struct fb_videomode mini6410_lcd_type1_timing = { | ||
170 | /* 7.0" 800x480 */ | ||
171 | .left_margin = 8, | ||
172 | .right_margin = 13, | ||
173 | .upper_margin = 7, | ||
174 | .lower_margin = 5, | ||
175 | .hsync_len = 3, | ||
176 | .vsync_len = 1, | ||
177 | .xres = 800, | ||
178 | .yres = 480, | ||
179 | }; | ||
180 | |||
181 | static struct s3c_fb_platdata mini6410_lcd_pdata[] __initdata = { | ||
144 | { | 182 | { |
145 | .win_mode = { /* 4.3" 480x272 */ | 183 | .setup_gpio = s3c64xx_fb_gpio_setup_24bpp, |
146 | .left_margin = 3, | 184 | .vtiming = &mini6410_lcd_type0_timing, |
147 | .right_margin = 2, | 185 | .win[0] = &mini6410_lcd_type0_fb_win, |
148 | .upper_margin = 1, | 186 | .vidcon0 = VIDCON0_VIDOUT_RGB | VIDCON0_PNRMODE_RGB, |
149 | .lower_margin = 1, | 187 | .vidcon1 = VIDCON1_INV_HSYNC | VIDCON1_INV_VSYNC, |
150 | .hsync_len = 40, | ||
151 | .vsync_len = 1, | ||
152 | .xres = 480, | ||
153 | .yres = 272, | ||
154 | }, | ||
155 | .max_bpp = 32, | ||
156 | .default_bpp = 16, | ||
157 | }, { | 188 | }, { |
158 | .win_mode = { /* 7.0" 800x480 */ | 189 | .setup_gpio = s3c64xx_fb_gpio_setup_24bpp, |
159 | .left_margin = 8, | 190 | .vtiming = &mini6410_lcd_type1_timing, |
160 | .right_margin = 13, | 191 | .win[0] = &mini6410_lcd_type1_fb_win, |
161 | .upper_margin = 7, | 192 | .vidcon0 = VIDCON0_VIDOUT_RGB | VIDCON0_PNRMODE_RGB, |
162 | .lower_margin = 5, | 193 | .vidcon1 = VIDCON1_INV_HSYNC | VIDCON1_INV_VSYNC, |
163 | .hsync_len = 3, | ||
164 | .vsync_len = 1, | ||
165 | .xres = 800, | ||
166 | .yres = 480, | ||
167 | }, | ||
168 | .max_bpp = 32, | ||
169 | .default_bpp = 16, | ||
170 | }, | 194 | }, |
171 | }; | 195 | { }, |
172 | |||
173 | static struct s3c_fb_platdata mini6410_lcd_pdata __initdata = { | ||
174 | .setup_gpio = s3c64xx_fb_gpio_setup_24bpp, | ||
175 | .win[0] = &mini6410_fb_win[0], | ||
176 | .vidcon0 = VIDCON0_VIDOUT_RGB | VIDCON0_PNRMODE_RGB, | ||
177 | .vidcon1 = VIDCON1_INV_HSYNC | VIDCON1_INV_VSYNC, | ||
178 | }; | 196 | }; |
179 | 197 | ||
180 | static void mini6410_lcd_power_set(struct plat_lcd_data *pd, | 198 | static void mini6410_lcd_power_set(struct plat_lcd_data *pd, |
@@ -272,7 +290,7 @@ static void mini6410_parse_features( | |||
272 | "screen type already set\n", f); | 290 | "screen type already set\n", f); |
273 | } else { | 291 | } else { |
274 | int li = f - '0'; | 292 | int li = f - '0'; |
275 | if (li >= ARRAY_SIZE(mini6410_fb_win)) | 293 | if (li >= ARRAY_SIZE(mini6410_lcd_pdata)) |
276 | printk(KERN_INFO "MINI6410: '%c' out " | 294 | printk(KERN_INFO "MINI6410: '%c' out " |
277 | "of range LCD mode\n", f); | 295 | "of range LCD mode\n", f); |
278 | else { | 296 | else { |
@@ -296,14 +314,12 @@ static void __init mini6410_machine_init(void) | |||
296 | /* Parse the feature string */ | 314 | /* Parse the feature string */ |
297 | mini6410_parse_features(&features, mini6410_features_str); | 315 | mini6410_parse_features(&features, mini6410_features_str); |
298 | 316 | ||
299 | mini6410_lcd_pdata.win[0] = &mini6410_fb_win[features.lcd_index]; | ||
300 | |||
301 | printk(KERN_INFO "MINI6410: selected LCD display is %dx%d\n", | 317 | printk(KERN_INFO "MINI6410: selected LCD display is %dx%d\n", |
302 | mini6410_lcd_pdata.win[0]->win_mode.xres, | 318 | mini6410_lcd_pdata[features.lcd_index].win[0]->xres, |
303 | mini6410_lcd_pdata.win[0]->win_mode.yres); | 319 | mini6410_lcd_pdata[features.lcd_index].win[0]->yres); |
304 | 320 | ||
305 | s3c_nand_set_platdata(&mini6410_nand_info); | 321 | s3c_nand_set_platdata(&mini6410_nand_info); |
306 | s3c_fb_set_platdata(&mini6410_lcd_pdata); | 322 | s3c_fb_set_platdata(&mini6410_lcd_pdata[features.lcd_index]); |
307 | s3c24xx_ts_set_platdata(NULL); | 323 | s3c24xx_ts_set_platdata(NULL); |
308 | 324 | ||
309 | /* configure nCS1 width to 16 bits */ | 325 | /* configure nCS1 width to 16 bits */ |
diff --git a/arch/arm/mach-s3c64xx/mach-real6410.c b/arch/arm/mach-s3c64xx/mach-real6410.c index b92d8e17d502..326b21604bc3 100644 --- a/arch/arm/mach-s3c64xx/mach-real6410.c +++ b/arch/arm/mach-s3c64xx/mach-real6410.c | |||
@@ -106,41 +106,57 @@ static struct platform_device real6410_device_eth = { | |||
106 | }, | 106 | }, |
107 | }; | 107 | }; |
108 | 108 | ||
109 | static struct s3c_fb_pd_win real6410_fb_win[] = { | 109 | static struct s3c_fb_pd_win real6410_lcd_type0_fb_win = { |
110 | .max_bpp = 32, | ||
111 | .default_bpp = 16, | ||
112 | .xres = 480, | ||
113 | .yres = 272, | ||
114 | }; | ||
115 | |||
116 | static struct fb_videomode real6410_lcd_type0_timing = { | ||
117 | /* 4.3" 480x272 */ | ||
118 | .left_margin = 3, | ||
119 | .right_margin = 2, | ||
120 | .upper_margin = 1, | ||
121 | .lower_margin = 1, | ||
122 | .hsync_len = 40, | ||
123 | .vsync_len = 1, | ||
124 | }; | ||
125 | |||
126 | static struct s3c_fb_pd_win real6410_lcd_type1_fb_win = { | ||
127 | .max_bpp = 32, | ||
128 | .default_bpp = 16, | ||
129 | .xres = 800, | ||
130 | .yres = 480, | ||
131 | }; | ||
132 | |||
133 | static struct fb_videomode real6410_lcd_type1_timing = { | ||
134 | /* 7.0" 800x480 */ | ||
135 | .left_margin = 8, | ||
136 | .right_margin = 13, | ||
137 | .upper_margin = 7, | ||
138 | .lower_margin = 5, | ||
139 | .hsync_len = 3, | ||
140 | .vsync_len = 1, | ||
141 | .xres = 800, | ||
142 | .yres = 480, | ||
143 | }; | ||
144 | |||
145 | static struct s3c_fb_platdata real6410_lcd_pdata[] __initdata = { | ||
110 | { | 146 | { |
111 | .win_mode = { /* 4.3" 480x272 */ | 147 | .setup_gpio = s3c64xx_fb_gpio_setup_24bpp, |
112 | .left_margin = 3, | 148 | .vtiming = &real6410_lcd_type0_timing, |
113 | .right_margin = 2, | 149 | .win[0] = &real6410_lcd_type0_fb_win, |
114 | .upper_margin = 1, | 150 | .vidcon0 = VIDCON0_VIDOUT_RGB | VIDCON0_PNRMODE_RGB, |
115 | .lower_margin = 1, | 151 | .vidcon1 = VIDCON1_INV_HSYNC | VIDCON1_INV_VSYNC, |
116 | .hsync_len = 40, | ||
117 | .vsync_len = 1, | ||
118 | .xres = 480, | ||
119 | .yres = 272, | ||
120 | }, | ||
121 | .max_bpp = 32, | ||
122 | .default_bpp = 16, | ||
123 | }, { | 152 | }, { |
124 | .win_mode = { /* 7.0" 800x480 */ | 153 | .setup_gpio = s3c64xx_fb_gpio_setup_24bpp, |
125 | .left_margin = 8, | 154 | .vtiming = &real6410_lcd_type1_timing, |
126 | .right_margin = 13, | 155 | .win[0] = &real6410_lcd_type1_fb_win, |
127 | .upper_margin = 7, | 156 | .vidcon0 = VIDCON0_VIDOUT_RGB | VIDCON0_PNRMODE_RGB, |
128 | .lower_margin = 5, | 157 | .vidcon1 = VIDCON1_INV_HSYNC | VIDCON1_INV_VSYNC, |
129 | .hsync_len = 3, | ||
130 | .vsync_len = 1, | ||
131 | .xres = 800, | ||
132 | .yres = 480, | ||
133 | }, | ||
134 | .max_bpp = 32, | ||
135 | .default_bpp = 16, | ||
136 | }, | 158 | }, |
137 | }; | 159 | { }, |
138 | |||
139 | static struct s3c_fb_platdata real6410_lcd_pdata __initdata = { | ||
140 | .setup_gpio = s3c64xx_fb_gpio_setup_24bpp, | ||
141 | .win[0] = &real6410_fb_win[0], | ||
142 | .vidcon0 = VIDCON0_VIDOUT_RGB | VIDCON0_PNRMODE_RGB, | ||
143 | .vidcon1 = VIDCON1_INV_HSYNC | VIDCON1_INV_VSYNC, | ||
144 | }; | 160 | }; |
145 | 161 | ||
146 | static struct mtd_partition real6410_nand_part[] = { | 162 | static struct mtd_partition real6410_nand_part[] = { |
@@ -253,7 +269,7 @@ static void real6410_parse_features( | |||
253 | "screen type already set\n", f); | 269 | "screen type already set\n", f); |
254 | } else { | 270 | } else { |
255 | int li = f - '0'; | 271 | int li = f - '0'; |
256 | if (li >= ARRAY_SIZE(real6410_fb_win)) | 272 | if (li >= ARRAY_SIZE(real6410_lcd_pdata)) |
257 | printk(KERN_INFO "REAL6410: '%c' out " | 273 | printk(KERN_INFO "REAL6410: '%c' out " |
258 | "of range LCD mode\n", f); | 274 | "of range LCD mode\n", f); |
259 | else { | 275 | else { |
@@ -277,13 +293,11 @@ static void __init real6410_machine_init(void) | |||
277 | /* Parse the feature string */ | 293 | /* Parse the feature string */ |
278 | real6410_parse_features(&features, real6410_features_str); | 294 | real6410_parse_features(&features, real6410_features_str); |
279 | 295 | ||
280 | real6410_lcd_pdata.win[0] = &real6410_fb_win[features.lcd_index]; | ||
281 | |||
282 | printk(KERN_INFO "REAL6410: selected LCD display is %dx%d\n", | 296 | printk(KERN_INFO "REAL6410: selected LCD display is %dx%d\n", |
283 | real6410_lcd_pdata.win[0]->win_mode.xres, | 297 | real6410_lcd_pdata[features.lcd_index].win[0]->xres, |
284 | real6410_lcd_pdata.win[0]->win_mode.yres); | 298 | real6410_lcd_pdata[features.lcd_index].win[0]->yres); |
285 | 299 | ||
286 | s3c_fb_set_platdata(&real6410_lcd_pdata); | 300 | s3c_fb_set_platdata(&real6410_lcd_pdata[features.lcd_index]); |
287 | s3c_nand_set_platdata(&real6410_nand_info); | 301 | s3c_nand_set_platdata(&real6410_nand_info); |
288 | s3c24xx_ts_set_platdata(NULL); | 302 | s3c24xx_ts_set_platdata(NULL); |
289 | 303 | ||
diff --git a/arch/arm/mach-s3c64xx/mach-smartq5.c b/arch/arm/mach-s3c64xx/mach-smartq5.c index c5021d0335c6..d6266d8b43c9 100644 --- a/arch/arm/mach-s3c64xx/mach-smartq5.c +++ b/arch/arm/mach-s3c64xx/mach-smartq5.c | |||
@@ -108,23 +108,27 @@ static struct platform_device smartq5_buttons_device = { | |||
108 | }; | 108 | }; |
109 | 109 | ||
110 | static struct s3c_fb_pd_win smartq5_fb_win0 = { | 110 | static struct s3c_fb_pd_win smartq5_fb_win0 = { |
111 | .win_mode = { | ||
112 | .left_margin = 216, | ||
113 | .right_margin = 40, | ||
114 | .upper_margin = 35, | ||
115 | .lower_margin = 10, | ||
116 | .hsync_len = 1, | ||
117 | .vsync_len = 1, | ||
118 | .xres = 800, | ||
119 | .yres = 480, | ||
120 | .refresh = 80, | ||
121 | }, | ||
122 | .max_bpp = 32, | 111 | .max_bpp = 32, |
123 | .default_bpp = 16, | 112 | .default_bpp = 16, |
113 | .xres = 800, | ||
114 | .yres = 480, | ||
115 | }; | ||
116 | |||
117 | static struct fb_videomode smartq5_lcd_timing = { | ||
118 | .left_margin = 216, | ||
119 | .right_margin = 40, | ||
120 | .upper_margin = 35, | ||
121 | .lower_margin = 10, | ||
122 | .hsync_len = 1, | ||
123 | .vsync_len = 1, | ||
124 | .xres = 800, | ||
125 | .yres = 480, | ||
126 | .refresh = 80, | ||
124 | }; | 127 | }; |
125 | 128 | ||
126 | static struct s3c_fb_platdata smartq5_lcd_pdata __initdata = { | 129 | static struct s3c_fb_platdata smartq5_lcd_pdata __initdata = { |
127 | .setup_gpio = s3c64xx_fb_gpio_setup_24bpp, | 130 | .setup_gpio = s3c64xx_fb_gpio_setup_24bpp, |
131 | .vtiming = &smartq5_lcd_timing, | ||
128 | .win[0] = &smartq5_fb_win0, | 132 | .win[0] = &smartq5_fb_win0, |
129 | .vidcon0 = VIDCON0_VIDOUT_RGB | VIDCON0_PNRMODE_RGB, | 133 | .vidcon0 = VIDCON0_VIDOUT_RGB | VIDCON0_PNRMODE_RGB, |
130 | .vidcon1 = VIDCON1_INV_HSYNC | VIDCON1_INV_VSYNC | | 134 | .vidcon1 = VIDCON1_INV_HSYNC | VIDCON1_INV_VSYNC | |
diff --git a/arch/arm/mach-s3c64xx/mach-smartq7.c b/arch/arm/mach-s3c64xx/mach-smartq7.c index aa9072a4cbef..0957d2a980e1 100644 --- a/arch/arm/mach-s3c64xx/mach-smartq7.c +++ b/arch/arm/mach-s3c64xx/mach-smartq7.c | |||
@@ -124,23 +124,27 @@ static struct platform_device smartq7_buttons_device = { | |||
124 | }; | 124 | }; |
125 | 125 | ||
126 | static struct s3c_fb_pd_win smartq7_fb_win0 = { | 126 | static struct s3c_fb_pd_win smartq7_fb_win0 = { |
127 | .win_mode = { | ||
128 | .left_margin = 3, | ||
129 | .right_margin = 5, | ||
130 | .upper_margin = 1, | ||
131 | .lower_margin = 20, | ||
132 | .hsync_len = 10, | ||
133 | .vsync_len = 3, | ||
134 | .xres = 800, | ||
135 | .yres = 480, | ||
136 | .refresh = 80, | ||
137 | }, | ||
138 | .max_bpp = 32, | 127 | .max_bpp = 32, |
139 | .default_bpp = 16, | 128 | .default_bpp = 16, |
129 | .xres = 800, | ||
130 | .yres = 480, | ||
131 | }; | ||
132 | |||
133 | static struct fb_videomode smartq7_lcd_timing = { | ||
134 | .left_margin = 3, | ||
135 | .right_margin = 5, | ||
136 | .upper_margin = 1, | ||
137 | .lower_margin = 20, | ||
138 | .hsync_len = 10, | ||
139 | .vsync_len = 3, | ||
140 | .xres = 800, | ||
141 | .yres = 480, | ||
142 | .refresh = 80, | ||
140 | }; | 143 | }; |
141 | 144 | ||
142 | static struct s3c_fb_platdata smartq7_lcd_pdata __initdata = { | 145 | static struct s3c_fb_platdata smartq7_lcd_pdata __initdata = { |
143 | .setup_gpio = s3c64xx_fb_gpio_setup_24bpp, | 146 | .setup_gpio = s3c64xx_fb_gpio_setup_24bpp, |
147 | .vtiming = &smartq7_lcd_timing, | ||
144 | .win[0] = &smartq7_fb_win0, | 148 | .win[0] = &smartq7_fb_win0, |
145 | .vidcon0 = VIDCON0_VIDOUT_RGB | VIDCON0_PNRMODE_RGB, | 149 | .vidcon0 = VIDCON0_VIDOUT_RGB | VIDCON0_PNRMODE_RGB, |
146 | .vidcon1 = VIDCON1_INV_HSYNC | VIDCON1_INV_VSYNC | | 150 | .vidcon1 = VIDCON1_INV_HSYNC | VIDCON1_INV_VSYNC | |
diff --git a/arch/arm/mach-s3c64xx/mach-smdk6410.c b/arch/arm/mach-s3c64xx/mach-smdk6410.c index d44319b09412..df3103d450e2 100644 --- a/arch/arm/mach-s3c64xx/mach-smdk6410.c +++ b/arch/arm/mach-s3c64xx/mach-smdk6410.c | |||
@@ -146,26 +146,29 @@ static struct platform_device smdk6410_lcd_powerdev = { | |||
146 | }; | 146 | }; |
147 | 147 | ||
148 | static struct s3c_fb_pd_win smdk6410_fb_win0 = { | 148 | static struct s3c_fb_pd_win smdk6410_fb_win0 = { |
149 | /* this is to ensure we use win0 */ | ||
150 | .win_mode = { | ||
151 | .left_margin = 8, | ||
152 | .right_margin = 13, | ||
153 | .upper_margin = 7, | ||
154 | .lower_margin = 5, | ||
155 | .hsync_len = 3, | ||
156 | .vsync_len = 1, | ||
157 | .xres = 800, | ||
158 | .yres = 480, | ||
159 | }, | ||
160 | .max_bpp = 32, | 149 | .max_bpp = 32, |
161 | .default_bpp = 16, | 150 | .default_bpp = 16, |
151 | .xres = 800, | ||
152 | .yres = 480, | ||
162 | .virtual_y = 480 * 2, | 153 | .virtual_y = 480 * 2, |
163 | .virtual_x = 800, | 154 | .virtual_x = 800, |
164 | }; | 155 | }; |
165 | 156 | ||
157 | static struct fb_videomode smdk6410_lcd_timing = { | ||
158 | .left_margin = 8, | ||
159 | .right_margin = 13, | ||
160 | .upper_margin = 7, | ||
161 | .lower_margin = 5, | ||
162 | .hsync_len = 3, | ||
163 | .vsync_len = 1, | ||
164 | .xres = 800, | ||
165 | .yres = 480, | ||
166 | }; | ||
167 | |||
166 | /* 405566 clocks per frame => 60Hz refresh requires 24333960Hz clock */ | 168 | /* 405566 clocks per frame => 60Hz refresh requires 24333960Hz clock */ |
167 | static struct s3c_fb_platdata smdk6410_lcd_pdata __initdata = { | 169 | static struct s3c_fb_platdata smdk6410_lcd_pdata __initdata = { |
168 | .setup_gpio = s3c64xx_fb_gpio_setup_24bpp, | 170 | .setup_gpio = s3c64xx_fb_gpio_setup_24bpp, |
171 | .vtiming = &smdk6410_lcd_timing, | ||
169 | .win[0] = &smdk6410_fb_win0, | 172 | .win[0] = &smdk6410_fb_win0, |
170 | .vidcon0 = VIDCON0_VIDOUT_RGB | VIDCON0_PNRMODE_RGB, | 173 | .vidcon0 = VIDCON0_VIDOUT_RGB | VIDCON0_PNRMODE_RGB, |
171 | .vidcon1 = VIDCON1_INV_HSYNC | VIDCON1_INV_VSYNC, | 174 | .vidcon1 = VIDCON1_INV_HSYNC | VIDCON1_INV_VSYNC, |