diff options
author | Lennert Buytenhek <buytenh@wantstofly.org> | 2008-10-19 19:51:03 -0400 |
---|---|---|
committer | Nicolas Pitre <nico@cam.org> | 2008-12-20 12:24:05 -0500 |
commit | 07332318f33da6acd88abb762a8b6febdfc560a3 (patch) | |
tree | 911c34bb215427f1f8771a52e7c3d4433397ab83 /arch/arm/mach-orion5x/include/mach | |
parent | 9569dae75f6f6987e79fa26cf6da3fc24006c996 (diff) |
[ARM] Orion: share GPIO IRQ handling code
Split off Orion GPIO IRQ handling code into plat-orion/.
Signed-off-by: Lennert Buytenhek <buytenh@marvell.com>
Signed-off-by: Nicolas Pitre <nico@marvell.com>
Diffstat (limited to 'arch/arm/mach-orion5x/include/mach')
-rw-r--r-- | arch/arm/mach-orion5x/include/mach/gpio.h | 3 | ||||
-rw-r--r-- | arch/arm/mach-orion5x/include/mach/orion5x.h | 3 |
2 files changed, 3 insertions, 3 deletions
diff --git a/arch/arm/mach-orion5x/include/mach/gpio.h b/arch/arm/mach-orion5x/include/mach/gpio.h index a1a387b189a0..d8182e87ac16 100644 --- a/arch/arm/mach-orion5x/include/mach/gpio.h +++ b/arch/arm/mach-orion5x/include/mach/gpio.h | |||
@@ -19,6 +19,9 @@ | |||
19 | #define GPIO_BLINK_EN(pin) ORION5X_DEV_BUS_REG(0x108) | 19 | #define GPIO_BLINK_EN(pin) ORION5X_DEV_BUS_REG(0x108) |
20 | #define GPIO_IN_POL(pin) ORION5X_DEV_BUS_REG(0x10c) | 20 | #define GPIO_IN_POL(pin) ORION5X_DEV_BUS_REG(0x10c) |
21 | #define GPIO_DATA_IN(pin) ORION5X_DEV_BUS_REG(0x110) | 21 | #define GPIO_DATA_IN(pin) ORION5X_DEV_BUS_REG(0x110) |
22 | #define GPIO_EDGE_CAUSE(pin) ORION5X_DEV_BUS_REG(0x114) | ||
23 | #define GPIO_EDGE_MASK(pin) ORION5X_DEV_BUS_REG(0x118) | ||
24 | #define GPIO_LEVEL_MASK(pin) ORION5X_DEV_BUS_REG(0x11c) | ||
22 | 25 | ||
23 | static inline int gpio_to_irq(int pin) | 26 | static inline int gpio_to_irq(int pin) |
24 | { | 27 | { |
diff --git a/arch/arm/mach-orion5x/include/mach/orion5x.h b/arch/arm/mach-orion5x/include/mach/orion5x.h index a8915081773b..67bda31406dd 100644 --- a/arch/arm/mach-orion5x/include/mach/orion5x.h +++ b/arch/arm/mach-orion5x/include/mach/orion5x.h | |||
@@ -134,9 +134,6 @@ | |||
134 | #define MPP_16_19_CTRL ORION5X_DEV_BUS_REG(0x050) | 134 | #define MPP_16_19_CTRL ORION5X_DEV_BUS_REG(0x050) |
135 | #define MPP_DEV_CTRL ORION5X_DEV_BUS_REG(0x008) | 135 | #define MPP_DEV_CTRL ORION5X_DEV_BUS_REG(0x008) |
136 | #define MPP_RESET_SAMPLE ORION5X_DEV_BUS_REG(0x010) | 136 | #define MPP_RESET_SAMPLE ORION5X_DEV_BUS_REG(0x010) |
137 | #define GPIO_EDGE_CAUSE ORION5X_DEV_BUS_REG(0x114) | ||
138 | #define GPIO_EDGE_MASK ORION5X_DEV_BUS_REG(0x118) | ||
139 | #define GPIO_LEVEL_MASK ORION5X_DEV_BUS_REG(0x11c) | ||
140 | #define DEV_BANK_0_PARAM ORION5X_DEV_BUS_REG(0x45c) | 137 | #define DEV_BANK_0_PARAM ORION5X_DEV_BUS_REG(0x45c) |
141 | #define DEV_BANK_1_PARAM ORION5X_DEV_BUS_REG(0x460) | 138 | #define DEV_BANK_1_PARAM ORION5X_DEV_BUS_REG(0x460) |
142 | #define DEV_BANK_2_PARAM ORION5X_DEV_BUS_REG(0x464) | 139 | #define DEV_BANK_2_PARAM ORION5X_DEV_BUS_REG(0x464) |