diff options
| author | Will Deacon <will.deacon@arm.com> | 2012-01-20 06:01:10 -0500 |
|---|---|---|
| committer | Russell King <rmk+kernel@arm.linux.org.uk> | 2012-01-23 05:20:05 -0500 |
| commit | a092f2b15399bb4d1aa4e83cffe775f0c946f323 (patch) | |
| tree | b32be39bb3823afbc01ad5f10774ec6a13c30934 /arch/arm/mach-omap2 | |
| parent | 972da06470519b6eaef9776a586e2353f089de9c (diff) | |
ARM: 7291/1: cache: assume 64-byte L1 cachelines for ARMv7 CPUs
To ensure correct alignment of cacheline-aligned data, the maximum
cacheline size needs to be known at compile time.
Since Cortex-A8 and Cortex-A15 have 64-byte cachelines (and it is likely
that there will be future ARMv7 implementations with the same line size)
then it makes sense to assume that CPU_V7 implies a 64-byte L1 cacheline
size. For CPUs with smaller caches, this will result in some harmless
padding but will help with single zImage work and avoid hitting subtle
bugs with misaligned data structures.
Signed-off-by: Will Deacon <will.deacon@arm.com>
Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
Diffstat (limited to 'arch/arm/mach-omap2')
| -rw-r--r-- | arch/arm/mach-omap2/Kconfig | 1 |
1 files changed, 0 insertions, 1 deletions
diff --git a/arch/arm/mach-omap2/Kconfig b/arch/arm/mach-omap2/Kconfig index a8ba7b96dcd1..41e6612ecbaf 100644 --- a/arch/arm/mach-omap2/Kconfig +++ b/arch/arm/mach-omap2/Kconfig | |||
| @@ -33,7 +33,6 @@ config ARCH_OMAP3 | |||
| 33 | default y | 33 | default y |
| 34 | select CPU_V7 | 34 | select CPU_V7 |
| 35 | select USB_ARCH_HAS_EHCI | 35 | select USB_ARCH_HAS_EHCI |
| 36 | select ARM_L1_CACHE_SHIFT_6 if !ARCH_OMAP4 | ||
| 37 | select ARCH_HAS_OPP | 36 | select ARCH_HAS_OPP |
| 38 | select PM_OPP if PM | 37 | select PM_OPP if PM |
| 39 | select ARM_CPU_SUSPEND if PM | 38 | select ARM_CPU_SUSPEND if PM |