diff options
author | Santosh Shilimkar <santosh.shilimkar@ti.com> | 2011-06-25 21:04:31 -0400 |
---|---|---|
committer | Kevin Hilman <khilman@ti.com> | 2011-12-08 14:29:01 -0500 |
commit | 137d105d50f6e6c373c1aa759f59045e6239cf66 (patch) | |
tree | df510af5dfcaa172005adce4261ff06c60c76fca /arch/arm/mach-omap2/sleep44xx.S | |
parent | 49404dd09f5dc78c247c6044c60d7be7768a71bc (diff) |
ARM: OMAP4: Fix errata i688 with MPU interconnect barriers.
On OMAP4 SOC, intecronnects has many write buffers in the async bridges
and they need to be drained before CPU enters into standby state.
Patch 'OMAP4: PM: Add CPUX OFF mode support' added CPU PM support
but OMAP errata i688 (Async Bridge Corruption) needs to be taken
care to avoid issues like system freeze, CPU deadlocks, random
crashes with register accesses, synchronisation loss on initiators
operating on both interconnect port simultaneously.
As per the errata, if a data is stalled inside asynchronous bridge
because of back pressure, it may be accepted multiple times, creating
pointer misalignment that will corrupt next transfers on that data
path until next reset of the system (No recovery procedure once
the issue is hit, the path remains consistently broken).
Async bridge can be found on path between MPU to EMIF and
MPU to L3 interconnect. This situation can happen only when the
idle is initiated by a Master Request Disconnection (which is
trigged by software when executing WFI on CPU).
The work-around for this errata needs all the initiators
connected through async bridge must ensure that data path
is properly drained before issuing WFI. This condition will be
met if one Strongly ordered access is performed to the
target right before executing the WFI. In MPU case, L3 T2ASYNC
FIFO and DDR T2ASYNC FIFO needs to be drained. IO barrier ensure
that there is no synchronisation loss on initiators operating
on both interconnect port simultaneously.
Thanks to Russell for a tip to conver assembly function to
C fuction there by reducing 40 odd lines of code from the patch.
Signed-off-by: Santosh Shilimkar <santosh.shilimkar@ti.com>
Signed-off-by: Richard Woodruff <r-woodruff2@ti.com>
Acked-by: Jean Pihet <j-pihet@ti.com>
Reviewed-by: Kevin Hilman <khilman@ti.com>
Tested-by: Vishwanath BS <vishwanath.bs@ti.com>
Signed-off-by: Kevin Hilman <khilman@ti.com>
Diffstat (limited to 'arch/arm/mach-omap2/sleep44xx.S')
-rw-r--r-- | arch/arm/mach-omap2/sleep44xx.S | 8 |
1 files changed, 8 insertions, 0 deletions
diff --git a/arch/arm/mach-omap2/sleep44xx.S b/arch/arm/mach-omap2/sleep44xx.S index 3154b63def35..abd283400490 100644 --- a/arch/arm/mach-omap2/sleep44xx.S +++ b/arch/arm/mach-omap2/sleep44xx.S | |||
@@ -325,8 +325,16 @@ skip_l2en: | |||
325 | ENDPROC(omap4_cpu_resume) | 325 | ENDPROC(omap4_cpu_resume) |
326 | #endif | 326 | #endif |
327 | 327 | ||
328 | #ifndef CONFIG_OMAP4_ERRATA_I688 | ||
329 | ENTRY(omap_bus_sync) | ||
330 | mov pc, lr | ||
331 | ENDPROC(omap_bus_sync) | ||
332 | #endif | ||
333 | |||
328 | ENTRY(omap_do_wfi) | 334 | ENTRY(omap_do_wfi) |
329 | stmfd sp!, {lr} | 335 | stmfd sp!, {lr} |
336 | /* Drain interconnect write buffers. */ | ||
337 | bl omap_bus_sync | ||
330 | 338 | ||
331 | /* | 339 | /* |
332 | * Execute an ISB instruction to ensure that all of the | 340 | * Execute an ISB instruction to ensure that all of the |