aboutsummaryrefslogtreecommitdiffstats
path: root/arch/arm/mach-omap2/opp3xxx_data.c
diff options
context:
space:
mode:
authorVishwanath BS <vishwanath.bs@ti.com>2011-03-05 05:27:22 -0500
committerKevin Hilman <khilman@ti.com>2011-03-11 10:21:44 -0500
commit15f13e23e818c9de81003f37430eb648abae9107 (patch)
tree87f9641a9bac2a67e33a3b1335657723e1fe45dd /arch/arm/mach-omap2/opp3xxx_data.c
parenta08572ae529b1e8de12393eeced661feae8fd44c (diff)
OMAP3+: OPP: Replace voltage values with Macros
Since all voltage data is now centralized in oppxxx_data.c, we can replace the values in the opp table with the macros used for voltage values. This will avoid opp table and voltage layer having conflicting values. Signed-off-by: Vishwanath BS <vishwanath.bs@ti.com> Signed-off-by: Nishanth Menon <nm@ti.com> Signed-off-by: Kevin Hilman <khilman@ti.com>
Diffstat (limited to 'arch/arm/mach-omap2/opp3xxx_data.c')
-rw-r--r--arch/arm/mach-omap2/opp3xxx_data.c46
1 files changed, 23 insertions, 23 deletions
diff --git a/arch/arm/mach-omap2/opp3xxx_data.c b/arch/arm/mach-omap2/opp3xxx_data.c
index 3bba9204a174..0dd45deed6f5 100644
--- a/arch/arm/mach-omap2/opp3xxx_data.c
+++ b/arch/arm/mach-omap2/opp3xxx_data.c
@@ -88,15 +88,15 @@ struct omap_volt_data omap36xx_vddcore_volt_data[] = {
88 88
89static struct omap_opp_def __initdata omap34xx_opp_def_list[] = { 89static struct omap_opp_def __initdata omap34xx_opp_def_list[] = {
90 /* MPU OPP1 */ 90 /* MPU OPP1 */
91 OPP_INITIALIZER("mpu", true, 125000000, 975000), 91 OPP_INITIALIZER("mpu", true, 125000000, OMAP3430_VDD_MPU_OPP1_UV),
92 /* MPU OPP2 */ 92 /* MPU OPP2 */
93 OPP_INITIALIZER("mpu", true, 250000000, 1075000), 93 OPP_INITIALIZER("mpu", true, 250000000, OMAP3430_VDD_MPU_OPP2_UV),
94 /* MPU OPP3 */ 94 /* MPU OPP3 */
95 OPP_INITIALIZER("mpu", true, 500000000, 1200000), 95 OPP_INITIALIZER("mpu", true, 500000000, OMAP3430_VDD_MPU_OPP3_UV),
96 /* MPU OPP4 */ 96 /* MPU OPP4 */
97 OPP_INITIALIZER("mpu", true, 550000000, 1270000), 97 OPP_INITIALIZER("mpu", true, 550000000, OMAP3430_VDD_MPU_OPP4_UV),
98 /* MPU OPP5 */ 98 /* MPU OPP5 */
99 OPP_INITIALIZER("mpu", true, 600000000, 1350000), 99 OPP_INITIALIZER("mpu", true, 600000000, OMAP3430_VDD_MPU_OPP5_UV),
100 100
101 /* 101 /*
102 * L3 OPP1 - 41.5 MHz is disabled because: The voltage for that OPP is 102 * L3 OPP1 - 41.5 MHz is disabled because: The voltage for that OPP is
@@ -106,47 +106,47 @@ static struct omap_opp_def __initdata omap34xx_opp_def_list[] = {
106 * impact that frequency will do to the MPU and the whole system in 106 * impact that frequency will do to the MPU and the whole system in
107 * general. 107 * general.
108 */ 108 */
109 OPP_INITIALIZER("l3_main", false, 41500000, 975000), 109 OPP_INITIALIZER("l3_main", false, 41500000, OMAP3430_VDD_CORE_OPP1_UV),
110 /* L3 OPP2 */ 110 /* L3 OPP2 */
111 OPP_INITIALIZER("l3_main", true, 83000000, 1050000), 111 OPP_INITIALIZER("l3_main", true, 83000000, OMAP3430_VDD_CORE_OPP2_UV),
112 /* L3 OPP3 */ 112 /* L3 OPP3 */
113 OPP_INITIALIZER("l3_main", true, 166000000, 1150000), 113 OPP_INITIALIZER("l3_main", true, 166000000, OMAP3430_VDD_CORE_OPP3_UV),
114 114
115 /* DSP OPP1 */ 115 /* DSP OPP1 */
116 OPP_INITIALIZER("iva", true, 90000000, 975000), 116 OPP_INITIALIZER("iva", true, 90000000, OMAP3430_VDD_MPU_OPP1_UV),
117 /* DSP OPP2 */ 117 /* DSP OPP2 */
118 OPP_INITIALIZER("iva", true, 180000000, 1075000), 118 OPP_INITIALIZER("iva", true, 180000000, OMAP3430_VDD_MPU_OPP2_UV),
119 /* DSP OPP3 */ 119 /* DSP OPP3 */
120 OPP_INITIALIZER("iva", true, 360000000, 1200000), 120 OPP_INITIALIZER("iva", true, 360000000, OMAP3430_VDD_MPU_OPP3_UV),
121 /* DSP OPP4 */ 121 /* DSP OPP4 */
122 OPP_INITIALIZER("iva", true, 400000000, 1270000), 122 OPP_INITIALIZER("iva", true, 400000000, OMAP3430_VDD_MPU_OPP4_UV),
123 /* DSP OPP5 */ 123 /* DSP OPP5 */
124 OPP_INITIALIZER("iva", true, 430000000, 1350000), 124 OPP_INITIALIZER("iva", true, 430000000, OMAP3430_VDD_MPU_OPP5_UV),
125}; 125};
126 126
127static struct omap_opp_def __initdata omap36xx_opp_def_list[] = { 127static struct omap_opp_def __initdata omap36xx_opp_def_list[] = {
128 /* MPU OPP1 - OPP50 */ 128 /* MPU OPP1 - OPP50 */
129 OPP_INITIALIZER("mpu", true, 300000000, 1012500), 129 OPP_INITIALIZER("mpu", true, 300000000, OMAP3630_VDD_MPU_OPP50_UV),
130 /* MPU OPP2 - OPP100 */ 130 /* MPU OPP2 - OPP100 */
131 OPP_INITIALIZER("mpu", true, 600000000, 1200000), 131 OPP_INITIALIZER("mpu", true, 600000000, OMAP3630_VDD_MPU_OPP100_UV),
132 /* MPU OPP3 - OPP-Turbo */ 132 /* MPU OPP3 - OPP-Turbo */
133 OPP_INITIALIZER("mpu", false, 800000000, 1325000), 133 OPP_INITIALIZER("mpu", false, 800000000, OMAP3630_VDD_MPU_OPP120_UV),
134 /* MPU OPP4 - OPP-SB */ 134 /* MPU OPP4 - OPP-SB */
135 OPP_INITIALIZER("mpu", false, 1000000000, 1375000), 135 OPP_INITIALIZER("mpu", false, 1000000000, OMAP3630_VDD_MPU_OPP1G_UV),
136 136
137 /* L3 OPP1 - OPP50 */ 137 /* L3 OPP1 - OPP50 */
138 OPP_INITIALIZER("l3_main", true, 100000000, 1000000), 138 OPP_INITIALIZER("l3_main", true, 100000000, OMAP3630_VDD_CORE_OPP50_UV),
139 /* L3 OPP2 - OPP100, OPP-Turbo, OPP-SB */ 139 /* L3 OPP2 - OPP100, OPP-Turbo, OPP-SB */
140 OPP_INITIALIZER("l3_main", true, 200000000, 1200000), 140 OPP_INITIALIZER("l3_main", true, 200000000, OMAP3630_VDD_CORE_OPP100_UV),
141 141
142 /* DSP OPP1 - OPP50 */ 142 /* DSP OPP1 - OPP50 */
143 OPP_INITIALIZER("iva", true, 260000000, 1012500), 143 OPP_INITIALIZER("iva", true, 260000000, OMAP3630_VDD_MPU_OPP50_UV),
144 /* DSP OPP2 - OPP100 */ 144 /* DSP OPP2 - OPP100 */
145 OPP_INITIALIZER("iva", true, 520000000, 1200000), 145 OPP_INITIALIZER("iva", true, 520000000, OMAP3630_VDD_MPU_OPP100_UV),
146 /* DSP OPP3 - OPP-Turbo */ 146 /* DSP OPP3 - OPP-Turbo */
147 OPP_INITIALIZER("iva", false, 660000000, 1325000), 147 OPP_INITIALIZER("iva", false, 660000000, OMAP3630_VDD_MPU_OPP120_UV),
148 /* DSP OPP4 - OPP-SB */ 148 /* DSP OPP4 - OPP-SB */
149 OPP_INITIALIZER("iva", false, 800000000, 1375000), 149 OPP_INITIALIZER("iva", false, 800000000, OMAP3630_VDD_MPU_OPP1G_UV),
150}; 150};
151 151
152/** 152/**