aboutsummaryrefslogtreecommitdiffstats
path: root/arch/arm/mach-omap2/control.c
diff options
context:
space:
mode:
authorKalle Jokiniemi <kalle.jokiniemi@digia.com>2009-05-12 07:02:16 -0400
committerKevin Hilman <khilman@deeprootsystems.com>2009-11-11 17:42:26 -0500
commitcb0cb2b815bf073dc0211ab224682a6caf6c89ce (patch)
treee83fdc8981e8cf3b2334f637162e1d5dcac23d44 /arch/arm/mach-omap2/control.c
parent8a917d2fc80b7c45ce0146ff134168646274a9bd (diff)
OMAP3: PM: Fix PLL_MOD CLKEN offset in scratchpad
The CM_CLKEN_PLL register saved in scratchpad memory was wrongly using offset of 0x0004 instead of 0x0000. The effect of this was that boot ROM code would restore the wrong value when waking up from off mode. This wrong value, however, will be overwritten by prcm context restore. Still, a short period of wrong clock settings in CM_CLKEN_PLL remained between ROM code and prcm context restore. This is fixed by the patch. Problem reported by: Jouni Hogander <jouni.hogander@nokia.com> Signed-off-by: Kalle Jokiniemi <kalle.jokiniemi@digia.com> Signed-off-by: Kevin Hilman <khilman@deeprootsystems.com>
Diffstat (limited to 'arch/arm/mach-omap2/control.c')
-rw-r--r--arch/arm/mach-omap2/control.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/arch/arm/mach-omap2/control.c b/arch/arm/mach-omap2/control.c
index b84cff7087b0..c41565ec16e3 100644
--- a/arch/arm/mach-omap2/control.c
+++ b/arch/arm/mach-omap2/control.c
@@ -230,7 +230,7 @@ void omap3_save_scratchpad_contents(void)
230 prcm_block_contents.cm_clksel_wkup = 230 prcm_block_contents.cm_clksel_wkup =
231 cm_read_mod_reg(WKUP_MOD, CM_CLKSEL); 231 cm_read_mod_reg(WKUP_MOD, CM_CLKSEL);
232 prcm_block_contents.cm_clken_pll = 232 prcm_block_contents.cm_clken_pll =
233 cm_read_mod_reg(PLL_MOD, OMAP3430_CM_CLKEN_PLL); 233 cm_read_mod_reg(PLL_MOD, CM_CLKEN);
234 prcm_block_contents.cm_autoidle_pll = 234 prcm_block_contents.cm_autoidle_pll =
235 cm_read_mod_reg(PLL_MOD, OMAP3430_CM_AUTOIDLE_PLL); 235 cm_read_mod_reg(PLL_MOD, OMAP3430_CM_AUTOIDLE_PLL);
236 prcm_block_contents.cm_clksel1_pll = 236 prcm_block_contents.cm_clksel1_pll =