diff options
author | Rajendra Nayak <rnayak@ti.com> | 2009-12-08 20:47:16 -0500 |
---|---|---|
committer | paul <paul@twilight.(none)> | 2009-12-11 19:00:46 -0500 |
commit | a1391d276866845018920329bc2a3a82ab322af8 (patch) | |
tree | a16a46b6d0af3cb5e3dcd4f7de207f138d087011 /arch/arm/mach-omap2/clock.h | |
parent | d79b126724554122d9598834ef39fb0bb4fc132d (diff) |
ARM: OMAP4: PM: Move DPLL control apis to dpll.c
This patch moves all the dpll control api's to a
common file dpll.c. This is in preperation of omap4
support wherein most of these api's can be reused.
Signed-off-by: Rajendra Nayak <rnayak@ti.com>
Signed-off-by: Paul Walmsley <paul@pwsan.com>
Cc: Benoit Cousson <b-cousson@ti.com>
Diffstat (limited to 'arch/arm/mach-omap2/clock.h')
-rw-r--r-- | arch/arm/mach-omap2/clock.h | 13 |
1 files changed, 13 insertions, 0 deletions
diff --git a/arch/arm/mach-omap2/clock.h b/arch/arm/mach-omap2/clock.h index 87c08056b303..4df7aa43ef44 100644 --- a/arch/arm/mach-omap2/clock.h +++ b/arch/arm/mach-omap2/clock.h | |||
@@ -36,6 +36,11 @@ | |||
36 | #define OMAP3XXX_EN_DPLL_FRBYPASS 0x6 | 36 | #define OMAP3XXX_EN_DPLL_FRBYPASS 0x6 |
37 | #define OMAP3XXX_EN_DPLL_LOCKED 0x7 | 37 | #define OMAP3XXX_EN_DPLL_LOCKED 0x7 |
38 | 38 | ||
39 | /* CM_CLKEN_PLL*.EN* bit values - not all are available for every DPLL */ | ||
40 | #define DPLL_LOW_POWER_STOP 0x1 | ||
41 | #define DPLL_LOW_POWER_BYPASS 0x5 | ||
42 | #define DPLL_LOCKED 0x7 | ||
43 | |||
39 | int omap2_clk_init(void); | 44 | int omap2_clk_init(void); |
40 | int omap2_clk_enable(struct clk *clk); | 45 | int omap2_clk_enable(struct clk *clk); |
41 | void omap2_clk_disable(struct clk *clk); | 46 | void omap2_clk_disable(struct clk *clk); |
@@ -44,6 +49,14 @@ int omap2_clk_set_rate(struct clk *clk, unsigned long rate); | |||
44 | int omap2_clk_set_parent(struct clk *clk, struct clk *new_parent); | 49 | int omap2_clk_set_parent(struct clk *clk, struct clk *new_parent); |
45 | int omap2_dpll_set_rate_tolerance(struct clk *clk, unsigned int tolerance); | 50 | int omap2_dpll_set_rate_tolerance(struct clk *clk, unsigned int tolerance); |
46 | long omap2_dpll_round_rate(struct clk *clk, unsigned long target_rate); | 51 | long omap2_dpll_round_rate(struct clk *clk, unsigned long target_rate); |
52 | unsigned long omap3_dpll_recalc(struct clk *clk); | ||
53 | unsigned long omap3_clkoutx2_recalc(struct clk *clk); | ||
54 | void omap3_dpll_allow_idle(struct clk *clk); | ||
55 | void omap3_dpll_deny_idle(struct clk *clk); | ||
56 | u32 omap3_dpll_autoidle_read(struct clk *clk); | ||
57 | int omap3_noncore_dpll_set_rate(struct clk *clk, unsigned long rate); | ||
58 | int omap3_noncore_dpll_enable(struct clk *clk); | ||
59 | void omap3_noncore_dpll_disable(struct clk *clk); | ||
47 | 60 | ||
48 | #ifdef CONFIG_OMAP_RESET_CLOCKS | 61 | #ifdef CONFIG_OMAP_RESET_CLOCKS |
49 | void omap2_clk_disable_unused(struct clk *clk); | 62 | void omap2_clk_disable_unused(struct clk *clk); |