msm: 8x60: setup correct handlers for private interrupts

Private Peripheral interrupts could be edge triggered or level triggered
depending on the platform. Initialize handlers for these in board file.

Signed-off-by: Abhijeet Dharmapurikar <adharmap@codeaurora.org>
Signed-off-by: Daniel Walker <dwalker@codeaurora.org>

1 files changed, 1 insertions, 1 deletions

diff --git a/arch/arm/mach-msm/board-msm8x60.c b/arch/arm/mach-msm/board-msm8x60.c
index e7feb99b5cfe..70087cad6731 100644
--- a/arch/arm/mach-msm/board-msm8x60.c
+++ b/arch/arm/mach-msm/board-msm8x60.c
@@ -44,7 +44,7 @@ static void __init msm8x60_init_irq(void)
 {
         unsigned int i;
 
-        gic_dist_init(0, MSM_QGIC_DIST_BASE, 1);
+        gic_dist_init(0, MSM_QGIC_DIST_BASE, GIC_PPI_START);
         gic_cpu_base_addr = (void *)MSM_QGIC_CPU_BASE;
         gic_cpu_init(0, MSM_QGIC_CPU_BASE);