diff options
author | Sekhar Nori <nsekhar@ti.com> | 2009-08-31 06:18:05 -0400 |
---|---|---|
committer | Kevin Hilman <khilman@deeprootsystems.com> | 2009-11-25 13:21:21 -0500 |
commit | 5d36a3321bd77418cc55e05680efc35deeaba3f4 (patch) | |
tree | 9b43aeb209172c83413e153cf830b029b09230b8 /arch/arm/mach-davinci/clock.h | |
parent | b82a51e8ce560fece675b8e3ca652eee26a47789 (diff) |
davinci: DA850/OMAP-L138: allow async3 source to be changed
The patch allows Async3 clock source to be selected between PLL1 SYSCLK2
and PLL0 SYSCLK2.
Having Async3 source from PLL1 SYSCLK2 allows peripherals on that
domain to remain unaffected by frequency scaling on PLL0.
Signed-off-by: Sekhar Nori <nsekhar@ti.com>
Signed-off-by: Kevin Hilman <khilman@deeprootsystems.com>
Diffstat (limited to 'arch/arm/mach-davinci/clock.h')
-rw-r--r-- | arch/arm/mach-davinci/clock.h | 4 |
1 files changed, 2 insertions, 2 deletions
diff --git a/arch/arm/mach-davinci/clock.h b/arch/arm/mach-davinci/clock.h index a75d3f70b351..d45dc6960a94 100644 --- a/arch/arm/mach-davinci/clock.h +++ b/arch/arm/mach-davinci/clock.h | |||
@@ -69,9 +69,9 @@ struct clk { | |||
69 | const char *name; | 69 | const char *name; |
70 | unsigned long rate; | 70 | unsigned long rate; |
71 | u8 usecount; | 71 | u8 usecount; |
72 | u8 flags; | ||
73 | u8 lpsc; | 72 | u8 lpsc; |
74 | u8 psc_ctlr; | 73 | u8 psc_ctlr; |
74 | u32 flags; | ||
75 | struct clk *parent; | 75 | struct clk *parent; |
76 | struct list_head children; /* list of children */ | 76 | struct list_head children; /* list of children */ |
77 | struct list_head childnode; /* parent's child list node */ | 77 | struct list_head childnode; /* parent's child list node */ |
@@ -82,7 +82,7 @@ struct clk { | |||
82 | int (*round_rate) (struct clk *clk, unsigned long rate); | 82 | int (*round_rate) (struct clk *clk, unsigned long rate); |
83 | }; | 83 | }; |
84 | 84 | ||
85 | /* Clock flags */ | 85 | /* Clock flags: SoC-specific flags start at BIT(16) */ |
86 | #define ALWAYS_ENABLED BIT(1) | 86 | #define ALWAYS_ENABLED BIT(1) |
87 | #define CLK_PSC BIT(2) | 87 | #define CLK_PSC BIT(2) |
88 | #define PSC_DSP BIT(3) /* PSC uses DSP domain, not ARM */ | 88 | #define PSC_DSP BIT(3) /* PSC uses DSP domain, not ARM */ |