diff options
author | Leo Chen <leochen@broadcom.com> | 2009-08-07 14:58:26 -0400 |
---|---|---|
committer | Russell King <rmk+kernel@arm.linux.org.uk> | 2009-08-15 11:01:38 -0400 |
commit | 278a6752e869b0f4a03ce5ac0588b31b50712903 (patch) | |
tree | 622a4e4eae66aceb836cf3cb04056ef21b636da2 /arch/arm/mach-bcmring | |
parent | 4663712cc745324a216112a72c744bb2b8f6658b (diff) |
ARM: 5644/1: add bcmring core.c, clock.c, clock.h
add core.c, clock.c, and clock.h in mach-bcmring
implement timer init, clocksource init, amba device init
implement clock set/get enable/disable API
add dummy clkdev.h
Signed-off-by: Leo Chen <leochen@broadcom.com>
Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
Diffstat (limited to 'arch/arm/mach-bcmring')
-rw-r--r-- | arch/arm/mach-bcmring/clock.c | 224 | ||||
-rw-r--r-- | arch/arm/mach-bcmring/clock.h | 33 | ||||
-rw-r--r-- | arch/arm/mach-bcmring/core.c | 367 | ||||
-rw-r--r-- | arch/arm/mach-bcmring/include/mach/clkdev.h | 7 |
4 files changed, 631 insertions, 0 deletions
diff --git a/arch/arm/mach-bcmring/clock.c b/arch/arm/mach-bcmring/clock.c new file mode 100644 index 000000000000..14bafc38f2dc --- /dev/null +++ b/arch/arm/mach-bcmring/clock.c | |||
@@ -0,0 +1,224 @@ | |||
1 | /***************************************************************************** | ||
2 | * Copyright 2001 - 2009 Broadcom Corporation. All rights reserved. | ||
3 | * | ||
4 | * Unless you and Broadcom execute a separate written software license | ||
5 | * agreement governing use of this software, this software is licensed to you | ||
6 | * under the terms of the GNU General Public License version 2, available at | ||
7 | * http://www.broadcom.com/licenses/GPLv2.php (the "GPL"). | ||
8 | * | ||
9 | * Notwithstanding the above, under no circumstances may you combine this | ||
10 | * software in any way with any other Broadcom software provided under a | ||
11 | * license other than the GPL, without Broadcom's express prior written | ||
12 | * consent. | ||
13 | *****************************************************************************/ | ||
14 | |||
15 | #include <linux/module.h> | ||
16 | #include <linux/kernel.h> | ||
17 | #include <linux/device.h> | ||
18 | #include <linux/list.h> | ||
19 | #include <linux/errno.h> | ||
20 | #include <linux/err.h> | ||
21 | #include <linux/string.h> | ||
22 | #include <linux/clk.h> | ||
23 | #include <linux/spinlock.h> | ||
24 | #include <mach/csp/hw_cfg.h> | ||
25 | #include <mach/csp/chipcHw_def.h> | ||
26 | #include <mach/csp/chipcHw_reg.h> | ||
27 | #include <mach/csp/chipcHw_inline.h> | ||
28 | |||
29 | #include <asm/clkdev.h> | ||
30 | |||
31 | #include "clock.h" | ||
32 | |||
33 | #define clk_is_primary(x) ((x)->type & CLK_TYPE_PRIMARY) | ||
34 | #define clk_is_pll1(x) ((x)->type & CLK_TYPE_PLL1) | ||
35 | #define clk_is_pll2(x) ((x)->type & CLK_TYPE_PLL2) | ||
36 | #define clk_is_programmable(x) ((x)->type & CLK_TYPE_PROGRAMMABLE) | ||
37 | #define clk_is_bypassable(x) ((x)->type & CLK_TYPE_BYPASSABLE) | ||
38 | |||
39 | #define clk_is_using_xtal(x) ((x)->mode & CLK_MODE_XTAL) | ||
40 | |||
41 | static DEFINE_SPINLOCK(clk_lock); | ||
42 | |||
43 | static void __clk_enable(struct clk *clk) | ||
44 | { | ||
45 | if (!clk) | ||
46 | return; | ||
47 | |||
48 | /* enable parent clock first */ | ||
49 | if (clk->parent) | ||
50 | __clk_enable(clk->parent); | ||
51 | |||
52 | if (clk->use_cnt++ == 0) { | ||
53 | if (clk_is_pll1(clk)) { /* PLL1 */ | ||
54 | chipcHw_pll1Enable(clk->rate_hz, 0); | ||
55 | } else if (clk_is_pll2(clk)) { /* PLL2 */ | ||
56 | chipcHw_pll2Enable(clk->rate_hz); | ||
57 | } else if (clk_is_using_xtal(clk)) { /* source is crystal */ | ||
58 | if (!clk_is_primary(clk)) | ||
59 | chipcHw_bypassClockEnable(clk->csp_id); | ||
60 | } else { /* source is PLL */ | ||
61 | chipcHw_setClockEnable(clk->csp_id); | ||
62 | } | ||
63 | } | ||
64 | } | ||
65 | |||
66 | int clk_enable(struct clk *clk) | ||
67 | { | ||
68 | unsigned long flags; | ||
69 | |||
70 | if (!clk) | ||
71 | return -EINVAL; | ||
72 | |||
73 | spin_lock_irqsave(&clk_lock, flags); | ||
74 | __clk_enable(clk); | ||
75 | spin_unlock_irqrestore(&clk_lock, flags); | ||
76 | |||
77 | return 0; | ||
78 | } | ||
79 | EXPORT_SYMBOL(clk_enable); | ||
80 | |||
81 | static void __clk_disable(struct clk *clk) | ||
82 | { | ||
83 | if (!clk) | ||
84 | return; | ||
85 | |||
86 | BUG_ON(clk->use_cnt == 0); | ||
87 | |||
88 | if (--clk->use_cnt == 0) { | ||
89 | if (clk_is_pll1(clk)) { /* PLL1 */ | ||
90 | chipcHw_pll1Disable(); | ||
91 | } else if (clk_is_pll2(clk)) { /* PLL2 */ | ||
92 | chipcHw_pll2Disable(); | ||
93 | } else if (clk_is_using_xtal(clk)) { /* source is crystal */ | ||
94 | if (!clk_is_primary(clk)) | ||
95 | chipcHw_bypassClockDisable(clk->csp_id); | ||
96 | } else { /* source is PLL */ | ||
97 | chipcHw_setClockDisable(clk->csp_id); | ||
98 | } | ||
99 | } | ||
100 | |||
101 | if (clk->parent) | ||
102 | __clk_disable(clk->parent); | ||
103 | } | ||
104 | |||
105 | void clk_disable(struct clk *clk) | ||
106 | { | ||
107 | unsigned long flags; | ||
108 | |||
109 | if (!clk) | ||
110 | return; | ||
111 | |||
112 | spin_lock_irqsave(&clk_lock, flags); | ||
113 | __clk_disable(clk); | ||
114 | spin_unlock_irqrestore(&clk_lock, flags); | ||
115 | } | ||
116 | EXPORT_SYMBOL(clk_disable); | ||
117 | |||
118 | unsigned long clk_get_rate(struct clk *clk) | ||
119 | { | ||
120 | if (!clk) | ||
121 | return 0; | ||
122 | |||
123 | return clk->rate_hz; | ||
124 | } | ||
125 | EXPORT_SYMBOL(clk_get_rate); | ||
126 | |||
127 | long clk_round_rate(struct clk *clk, unsigned long rate) | ||
128 | { | ||
129 | unsigned long flags; | ||
130 | unsigned long actual; | ||
131 | unsigned long rate_hz; | ||
132 | |||
133 | if (!clk) | ||
134 | return -EINVAL; | ||
135 | |||
136 | if (!clk_is_programmable(clk)) | ||
137 | return -EINVAL; | ||
138 | |||
139 | if (clk->use_cnt) | ||
140 | return -EBUSY; | ||
141 | |||
142 | spin_lock_irqsave(&clk_lock, flags); | ||
143 | actual = clk->parent->rate_hz; | ||
144 | rate_hz = min(actual, rate); | ||
145 | spin_unlock_irqrestore(&clk_lock, flags); | ||
146 | |||
147 | return rate_hz; | ||
148 | } | ||
149 | EXPORT_SYMBOL(clk_round_rate); | ||
150 | |||
151 | int clk_set_rate(struct clk *clk, unsigned long rate) | ||
152 | { | ||
153 | unsigned long flags; | ||
154 | unsigned long actual; | ||
155 | unsigned long rate_hz; | ||
156 | |||
157 | if (!clk) | ||
158 | return -EINVAL; | ||
159 | |||
160 | if (!clk_is_programmable(clk)) | ||
161 | return -EINVAL; | ||
162 | |||
163 | if (clk->use_cnt) | ||
164 | return -EBUSY; | ||
165 | |||
166 | spin_lock_irqsave(&clk_lock, flags); | ||
167 | actual = clk->parent->rate_hz; | ||
168 | rate_hz = min(actual, rate); | ||
169 | rate_hz = chipcHw_setClockFrequency(clk->csp_id, rate_hz); | ||
170 | clk->rate_hz = rate_hz; | ||
171 | spin_unlock_irqrestore(&clk_lock, flags); | ||
172 | |||
173 | return 0; | ||
174 | } | ||
175 | EXPORT_SYMBOL(clk_set_rate); | ||
176 | |||
177 | struct clk *clk_get_parent(struct clk *clk) | ||
178 | { | ||
179 | if (!clk) | ||
180 | return NULL; | ||
181 | |||
182 | return clk->parent; | ||
183 | } | ||
184 | EXPORT_SYMBOL(clk_get_parent); | ||
185 | |||
186 | int clk_set_parent(struct clk *clk, struct clk *parent) | ||
187 | { | ||
188 | unsigned long flags; | ||
189 | struct clk *old_parent; | ||
190 | |||
191 | if (!clk || !parent) | ||
192 | return -EINVAL; | ||
193 | |||
194 | if (!clk_is_primary(parent) || !clk_is_bypassable(clk)) | ||
195 | return -EINVAL; | ||
196 | |||
197 | /* if more than one user, parent is not allowed */ | ||
198 | if (clk->use_cnt > 1) | ||
199 | return -EBUSY; | ||
200 | |||
201 | if (clk->parent == parent) | ||
202 | return 0; | ||
203 | |||
204 | spin_lock_irqsave(&clk_lock, flags); | ||
205 | old_parent = clk->parent; | ||
206 | clk->parent = parent; | ||
207 | if (clk_is_using_xtal(parent)) | ||
208 | clk->mode |= CLK_MODE_XTAL; | ||
209 | else | ||
210 | clk->mode &= (~CLK_MODE_XTAL); | ||
211 | |||
212 | /* if clock is active */ | ||
213 | if (clk->use_cnt != 0) { | ||
214 | clk->use_cnt--; | ||
215 | /* enable clock with the new parent */ | ||
216 | __clk_enable(clk); | ||
217 | /* disable the old parent */ | ||
218 | __clk_disable(old_parent); | ||
219 | } | ||
220 | spin_unlock_irqrestore(&clk_lock, flags); | ||
221 | |||
222 | return 0; | ||
223 | } | ||
224 | EXPORT_SYMBOL(clk_set_parent); | ||
diff --git a/arch/arm/mach-bcmring/clock.h b/arch/arm/mach-bcmring/clock.h new file mode 100644 index 000000000000..5e0b98138973 --- /dev/null +++ b/arch/arm/mach-bcmring/clock.h | |||
@@ -0,0 +1,33 @@ | |||
1 | /***************************************************************************** | ||
2 | * Copyright 2001 - 2009 Broadcom Corporation. All rights reserved. | ||
3 | * | ||
4 | * Unless you and Broadcom execute a separate written software license | ||
5 | * agreement governing use of this software, this software is licensed to you | ||
6 | * under the terms of the GNU General Public License version 2, available at | ||
7 | * http://www.broadcom.com/licenses/GPLv2.php (the "GPL"). | ||
8 | * | ||
9 | * Notwithstanding the above, under no circumstances may you combine this | ||
10 | * software in any way with any other Broadcom software provided under a | ||
11 | * license other than the GPL, without Broadcom's express prior written | ||
12 | * consent. | ||
13 | *****************************************************************************/ | ||
14 | #include <mach/csp/chipcHw_def.h> | ||
15 | |||
16 | #define CLK_TYPE_PRIMARY 1 /* primary clock must NOT have a parent */ | ||
17 | #define CLK_TYPE_PLL1 2 /* PPL1 */ | ||
18 | #define CLK_TYPE_PLL2 4 /* PPL2 */ | ||
19 | #define CLK_TYPE_PROGRAMMABLE 8 /* programmable clock rate */ | ||
20 | #define CLK_TYPE_BYPASSABLE 16 /* parent can be changed */ | ||
21 | |||
22 | #define CLK_MODE_XTAL 1 /* clock source is from crystal */ | ||
23 | |||
24 | struct clk { | ||
25 | const char *name; /* clock name */ | ||
26 | unsigned int type; /* clock type */ | ||
27 | unsigned int mode; /* current mode */ | ||
28 | volatile int use_bypass; /* indicate if it's in bypass mode */ | ||
29 | chipcHw_CLOCK_e csp_id; /* clock ID for CSP CHIPC */ | ||
30 | unsigned long rate_hz; /* clock rate in Hz */ | ||
31 | unsigned int use_cnt; /* usage count */ | ||
32 | struct clk *parent; /* parent clock */ | ||
33 | }; | ||
diff --git a/arch/arm/mach-bcmring/core.c b/arch/arm/mach-bcmring/core.c new file mode 100644 index 000000000000..492c649f451e --- /dev/null +++ b/arch/arm/mach-bcmring/core.c | |||
@@ -0,0 +1,367 @@ | |||
1 | /* | ||
2 | * derived from linux/arch/arm/mach-versatile/core.c | ||
3 | * linux/arch/arm/mach-bcmring/core.c | ||
4 | * | ||
5 | * Copyright (C) 1999 - 2003 ARM Limited | ||
6 | * Copyright (C) 2000 Deep Blue Solutions Ltd | ||
7 | * | ||
8 | * This program is free software; you can redistribute it and/or modify | ||
9 | * it under the terms of the GNU General Public License as published by | ||
10 | * the Free Software Foundation; either version 2 of the License, or | ||
11 | * (at your option) any later version. | ||
12 | * | ||
13 | * This program is distributed in the hope that it will be useful, | ||
14 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | ||
15 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | ||
16 | * GNU General Public License for more details. | ||
17 | * | ||
18 | * You should have received a copy of the GNU General Public License | ||
19 | * along with this program; if not, write to the Free Software | ||
20 | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA | ||
21 | */ | ||
22 | /* Portions copyright Broadcom 2008 */ | ||
23 | |||
24 | #include <linux/init.h> | ||
25 | #include <linux/device.h> | ||
26 | #include <linux/dma-mapping.h> | ||
27 | #include <linux/platform_device.h> | ||
28 | #include <linux/sysdev.h> | ||
29 | #include <linux/interrupt.h> | ||
30 | #include <linux/amba/bus.h> | ||
31 | #include <linux/clocksource.h> | ||
32 | #include <linux/clockchips.h> | ||
33 | |||
34 | #include <linux/amba/bus.h> | ||
35 | #include <mach/csp/mm_addr.h> | ||
36 | #include <mach/hardware.h> | ||
37 | #include <asm/clkdev.h> | ||
38 | #include <linux/io.h> | ||
39 | #include <asm/irq.h> | ||
40 | #include <asm/hardware/arm_timer.h> | ||
41 | #include <asm/mach-types.h> | ||
42 | |||
43 | #include <asm/mach/arch.h> | ||
44 | #include <asm/mach/flash.h> | ||
45 | #include <asm/mach/irq.h> | ||
46 | #include <asm/mach/time.h> | ||
47 | #include <asm/mach/map.h> | ||
48 | #include <asm/mach/mmc.h> | ||
49 | |||
50 | #include <cfg_global.h> | ||
51 | |||
52 | #include "clock.h" | ||
53 | |||
54 | #include <csp/secHw.h> | ||
55 | #include <mach/csp/secHw_def.h> | ||
56 | #include <mach/csp/chipcHw_inline.h> | ||
57 | #include <mach/csp/tmrHw_reg.h> | ||
58 | |||
59 | #define AMBA_DEVICE(name, initname, base, plat, size) \ | ||
60 | static struct amba_device name##_device = { \ | ||
61 | .dev = { \ | ||
62 | .coherent_dma_mask = ~0, \ | ||
63 | .init_name = initname, \ | ||
64 | .platform_data = plat \ | ||
65 | }, \ | ||
66 | .res = { \ | ||
67 | .start = MM_ADDR_IO_##base, \ | ||
68 | .end = MM_ADDR_IO_##base + (size) - 1, \ | ||
69 | .flags = IORESOURCE_MEM \ | ||
70 | }, \ | ||
71 | .dma_mask = ~0, \ | ||
72 | .irq = { \ | ||
73 | IRQ_##base \ | ||
74 | } \ | ||
75 | } | ||
76 | |||
77 | |||
78 | AMBA_DEVICE(uartA, "uarta", UARTA, NULL, SZ_4K); | ||
79 | AMBA_DEVICE(uartB, "uartb", UARTB, NULL, SZ_4K); | ||
80 | |||
81 | static struct clk pll1_clk = { | ||
82 | .name = "PLL1", | ||
83 | .type = CLK_TYPE_PRIMARY | CLK_TYPE_PLL1, | ||
84 | .rate_hz = 2000000000, | ||
85 | .use_cnt = 7, | ||
86 | }; | ||
87 | |||
88 | static struct clk uart_clk = { | ||
89 | .name = "UART", | ||
90 | .type = CLK_TYPE_PROGRAMMABLE, | ||
91 | .csp_id = chipcHw_CLOCK_UART, | ||
92 | .rate_hz = HW_CFG_UART_CLK_HZ, | ||
93 | .parent = &pll1_clk, | ||
94 | }; | ||
95 | |||
96 | static struct clk_lookup lookups[] = { | ||
97 | { /* UART0 */ | ||
98 | .dev_id = "uarta", | ||
99 | .clk = &uart_clk, | ||
100 | }, { /* UART1 */ | ||
101 | .dev_id = "uartb", | ||
102 | .clk = &uart_clk, | ||
103 | } | ||
104 | }; | ||
105 | |||
106 | static struct amba_device *amba_devs[] __initdata = { | ||
107 | &uartA_device, | ||
108 | &uartB_device, | ||
109 | }; | ||
110 | |||
111 | void __init bcmring_amba_init(void) | ||
112 | { | ||
113 | int i; | ||
114 | u32 bus_clock; | ||
115 | |||
116 | /* Linux is run initially in non-secure mode. Secure peripherals */ | ||
117 | /* generate FIQ, and must be handled in secure mode. Until we have */ | ||
118 | /* a linux security monitor implementation, keep everything in */ | ||
119 | /* non-secure mode. */ | ||
120 | chipcHw_busInterfaceClockEnable(chipcHw_REG_BUS_CLOCK_SPU); | ||
121 | secHw_setUnsecure(secHw_BLK_MASK_CHIP_CONTROL | | ||
122 | secHw_BLK_MASK_KEY_SCAN | | ||
123 | secHw_BLK_MASK_TOUCH_SCREEN | | ||
124 | secHw_BLK_MASK_UART0 | | ||
125 | secHw_BLK_MASK_UART1 | | ||
126 | secHw_BLK_MASK_WATCHDOG | | ||
127 | secHw_BLK_MASK_SPUM | | ||
128 | secHw_BLK_MASK_DDR2 | | ||
129 | secHw_BLK_MASK_SPU | | ||
130 | secHw_BLK_MASK_PKA | | ||
131 | secHw_BLK_MASK_RNG | | ||
132 | secHw_BLK_MASK_RTC | | ||
133 | secHw_BLK_MASK_OTP | | ||
134 | secHw_BLK_MASK_BOOT | | ||
135 | secHw_BLK_MASK_MPU | | ||
136 | secHw_BLK_MASK_TZCTRL | secHw_BLK_MASK_INTR); | ||
137 | |||
138 | /* Only the devices attached to the AMBA bus are enabled just before the bus is */ | ||
139 | /* scanned and the drivers are loaded. The clocks need to be on for the AMBA bus */ | ||
140 | /* driver to access these blocks. The bus is probed, and the drivers are loaded. */ | ||
141 | /* FIXME Need to remove enable of PIF once CLCD clock enable used properly in FPGA. */ | ||
142 | bus_clock = chipcHw_REG_BUS_CLOCK_GE | ||
143 | | chipcHw_REG_BUS_CLOCK_SDIO0 | chipcHw_REG_BUS_CLOCK_SDIO1; | ||
144 | |||
145 | chipcHw_busInterfaceClockEnable(bus_clock); | ||
146 | |||
147 | for (i = 0; i < ARRAY_SIZE(lookups); i++) | ||
148 | clkdev_add(&lookups[i]); | ||
149 | |||
150 | for (i = 0; i < ARRAY_SIZE(amba_devs); i++) { | ||
151 | struct amba_device *d = amba_devs[i]; | ||
152 | amba_device_register(d, &iomem_resource); | ||
153 | } | ||
154 | } | ||
155 | |||
156 | /* | ||
157 | * Where is the timer (VA)? | ||
158 | */ | ||
159 | #define TIMER0_VA_BASE MM_IO_BASE_TMR | ||
160 | #define TIMER1_VA_BASE (MM_IO_BASE_TMR + 0x20) | ||
161 | #define TIMER2_VA_BASE (MM_IO_BASE_TMR + 0x40) | ||
162 | #define TIMER3_VA_BASE (MM_IO_BASE_TMR + 0x60) | ||
163 | |||
164 | /* Timer 0 - 25 MHz, Timer3 at bus clock rate, typically 150-166 MHz */ | ||
165 | #if defined(CONFIG_ARCH_FPGA11107) | ||
166 | /* fpga cpu/bus are currently 30 times slower so scale frequency as well to */ | ||
167 | /* slow down Linux's sense of time */ | ||
168 | #define TIMER0_FREQUENCY_MHZ (tmrHw_LOW_FREQUENCY_MHZ * 30) | ||
169 | #define TIMER1_FREQUENCY_MHZ (tmrHw_LOW_FREQUENCY_MHZ * 30) | ||
170 | #define TIMER3_FREQUENCY_MHZ (tmrHw_HIGH_FREQUENCY_MHZ * 30) | ||
171 | #define TIMER3_FREQUENCY_KHZ (tmrHw_HIGH_FREQUENCY_HZ / 1000 * 30) | ||
172 | #else | ||
173 | #define TIMER0_FREQUENCY_MHZ tmrHw_LOW_FREQUENCY_MHZ | ||
174 | #define TIMER1_FREQUENCY_MHZ tmrHw_LOW_FREQUENCY_MHZ | ||
175 | #define TIMER3_FREQUENCY_MHZ tmrHw_HIGH_FREQUENCY_MHZ | ||
176 | #define TIMER3_FREQUENCY_KHZ (tmrHw_HIGH_FREQUENCY_HZ / 1000) | ||
177 | #endif | ||
178 | |||
179 | #define TICKS_PER_uSEC TIMER0_FREQUENCY_MHZ | ||
180 | |||
181 | /* | ||
182 | * These are useconds NOT ticks. | ||
183 | * | ||
184 | */ | ||
185 | #define mSEC_1 1000 | ||
186 | #define mSEC_5 (mSEC_1 * 5) | ||
187 | #define mSEC_10 (mSEC_1 * 10) | ||
188 | #define mSEC_25 (mSEC_1 * 25) | ||
189 | #define SEC_1 (mSEC_1 * 1000) | ||
190 | |||
191 | /* | ||
192 | * How long is the timer interval? | ||
193 | */ | ||
194 | #define TIMER_INTERVAL (TICKS_PER_uSEC * mSEC_10) | ||
195 | #if TIMER_INTERVAL >= 0x100000 | ||
196 | #define TIMER_RELOAD (TIMER_INTERVAL >> 8) | ||
197 | #define TIMER_DIVISOR (TIMER_CTRL_DIV256) | ||
198 | #define TICKS2USECS(x) (256 * (x) / TICKS_PER_uSEC) | ||
199 | #elif TIMER_INTERVAL >= 0x10000 | ||
200 | #define TIMER_RELOAD (TIMER_INTERVAL >> 4) /* Divide by 16 */ | ||
201 | #define TIMER_DIVISOR (TIMER_CTRL_DIV16) | ||
202 | #define TICKS2USECS(x) (16 * (x) / TICKS_PER_uSEC) | ||
203 | #else | ||
204 | #define TIMER_RELOAD (TIMER_INTERVAL) | ||
205 | #define TIMER_DIVISOR (TIMER_CTRL_DIV1) | ||
206 | #define TICKS2USECS(x) ((x) / TICKS_PER_uSEC) | ||
207 | #endif | ||
208 | |||
209 | static void timer_set_mode(enum clock_event_mode mode, | ||
210 | struct clock_event_device *clk) | ||
211 | { | ||
212 | unsigned long ctrl; | ||
213 | |||
214 | switch (mode) { | ||
215 | case CLOCK_EVT_MODE_PERIODIC: | ||
216 | writel(TIMER_RELOAD, TIMER0_VA_BASE + TIMER_LOAD); | ||
217 | |||
218 | ctrl = TIMER_CTRL_PERIODIC; | ||
219 | ctrl |= | ||
220 | TIMER_DIVISOR | TIMER_CTRL_32BIT | TIMER_CTRL_IE | | ||
221 | TIMER_CTRL_ENABLE; | ||
222 | break; | ||
223 | case CLOCK_EVT_MODE_ONESHOT: | ||
224 | /* period set, and timer enabled in 'next_event' hook */ | ||
225 | ctrl = TIMER_CTRL_ONESHOT; | ||
226 | ctrl |= TIMER_DIVISOR | TIMER_CTRL_32BIT | TIMER_CTRL_IE; | ||
227 | break; | ||
228 | case CLOCK_EVT_MODE_UNUSED: | ||
229 | case CLOCK_EVT_MODE_SHUTDOWN: | ||
230 | default: | ||
231 | ctrl = 0; | ||
232 | } | ||
233 | |||
234 | writel(ctrl, TIMER0_VA_BASE + TIMER_CTRL); | ||
235 | } | ||
236 | |||
237 | static int timer_set_next_event(unsigned long evt, | ||
238 | struct clock_event_device *unused) | ||
239 | { | ||
240 | unsigned long ctrl = readl(TIMER0_VA_BASE + TIMER_CTRL); | ||
241 | |||
242 | writel(evt, TIMER0_VA_BASE + TIMER_LOAD); | ||
243 | writel(ctrl | TIMER_CTRL_ENABLE, TIMER0_VA_BASE + TIMER_CTRL); | ||
244 | |||
245 | return 0; | ||
246 | } | ||
247 | |||
248 | static struct clock_event_device timer0_clockevent = { | ||
249 | .name = "timer0", | ||
250 | .shift = 32, | ||
251 | .features = CLOCK_EVT_FEAT_PERIODIC | CLOCK_EVT_FEAT_ONESHOT, | ||
252 | .set_mode = timer_set_mode, | ||
253 | .set_next_event = timer_set_next_event, | ||
254 | }; | ||
255 | |||
256 | /* | ||
257 | * IRQ handler for the timer | ||
258 | */ | ||
259 | static irqreturn_t bcmring_timer_interrupt(int irq, void *dev_id) | ||
260 | { | ||
261 | struct clock_event_device *evt = &timer0_clockevent; | ||
262 | |||
263 | writel(1, TIMER0_VA_BASE + TIMER_INTCLR); | ||
264 | |||
265 | evt->event_handler(evt); | ||
266 | |||
267 | return IRQ_HANDLED; | ||
268 | } | ||
269 | |||
270 | static struct irqaction bcmring_timer_irq = { | ||
271 | .name = "bcmring Timer Tick", | ||
272 | .flags = IRQF_DISABLED | IRQF_TIMER | IRQF_IRQPOLL, | ||
273 | .handler = bcmring_timer_interrupt, | ||
274 | }; | ||
275 | |||
276 | static cycle_t bcmring_get_cycles_timer1(void) | ||
277 | { | ||
278 | return ~readl(TIMER1_VA_BASE + TIMER_VALUE); | ||
279 | } | ||
280 | |||
281 | static cycle_t bcmring_get_cycles_timer3(void) | ||
282 | { | ||
283 | return ~readl(TIMER3_VA_BASE + TIMER_VALUE); | ||
284 | } | ||
285 | |||
286 | static struct clocksource clocksource_bcmring_timer1 = { | ||
287 | .name = "timer1", | ||
288 | .rating = 200, | ||
289 | .read = bcmring_get_cycles_timer1, | ||
290 | .mask = CLOCKSOURCE_MASK(32), | ||
291 | .shift = 20, | ||
292 | .flags = CLOCK_SOURCE_IS_CONTINUOUS, | ||
293 | }; | ||
294 | |||
295 | static struct clocksource clocksource_bcmring_timer3 = { | ||
296 | .name = "timer3", | ||
297 | .rating = 100, | ||
298 | .read = bcmring_get_cycles_timer3, | ||
299 | .mask = CLOCKSOURCE_MASK(32), | ||
300 | .shift = 20, | ||
301 | .flags = CLOCK_SOURCE_IS_CONTINUOUS, | ||
302 | }; | ||
303 | |||
304 | static int __init bcmring_clocksource_init(void) | ||
305 | { | ||
306 | /* setup timer1 as free-running clocksource */ | ||
307 | writel(0, TIMER1_VA_BASE + TIMER_CTRL); | ||
308 | writel(0xffffffff, TIMER1_VA_BASE + TIMER_LOAD); | ||
309 | writel(0xffffffff, TIMER1_VA_BASE + TIMER_VALUE); | ||
310 | writel(TIMER_CTRL_32BIT | TIMER_CTRL_ENABLE | TIMER_CTRL_PERIODIC, | ||
311 | TIMER1_VA_BASE + TIMER_CTRL); | ||
312 | |||
313 | clocksource_bcmring_timer1.mult = | ||
314 | clocksource_khz2mult(TIMER1_FREQUENCY_MHZ * 1000, | ||
315 | clocksource_bcmring_timer1.shift); | ||
316 | clocksource_register(&clocksource_bcmring_timer1); | ||
317 | |||
318 | /* setup timer3 as free-running clocksource */ | ||
319 | writel(0, TIMER3_VA_BASE + TIMER_CTRL); | ||
320 | writel(0xffffffff, TIMER3_VA_BASE + TIMER_LOAD); | ||
321 | writel(0xffffffff, TIMER3_VA_BASE + TIMER_VALUE); | ||
322 | writel(TIMER_CTRL_32BIT | TIMER_CTRL_ENABLE | TIMER_CTRL_PERIODIC, | ||
323 | TIMER3_VA_BASE + TIMER_CTRL); | ||
324 | |||
325 | clocksource_bcmring_timer3.mult = | ||
326 | clocksource_khz2mult(TIMER3_FREQUENCY_KHZ, | ||
327 | clocksource_bcmring_timer3.shift); | ||
328 | clocksource_register(&clocksource_bcmring_timer3); | ||
329 | |||
330 | return 0; | ||
331 | } | ||
332 | |||
333 | /* | ||
334 | * Set up timer interrupt, and return the current time in seconds. | ||
335 | */ | ||
336 | void __init bcmring_init_timer(void) | ||
337 | { | ||
338 | printk(KERN_INFO "bcmring_init_timer\n"); | ||
339 | /* | ||
340 | * Initialise to a known state (all timers off) | ||
341 | */ | ||
342 | writel(0, TIMER0_VA_BASE + TIMER_CTRL); | ||
343 | writel(0, TIMER1_VA_BASE + TIMER_CTRL); | ||
344 | writel(0, TIMER2_VA_BASE + TIMER_CTRL); | ||
345 | writel(0, TIMER3_VA_BASE + TIMER_CTRL); | ||
346 | |||
347 | /* | ||
348 | * Make irqs happen for the system timer | ||
349 | */ | ||
350 | setup_irq(IRQ_TIMER0, &bcmring_timer_irq); | ||
351 | |||
352 | bcmring_clocksource_init(); | ||
353 | |||
354 | timer0_clockevent.mult = | ||
355 | div_sc(1000000, NSEC_PER_SEC, timer0_clockevent.shift); | ||
356 | timer0_clockevent.max_delta_ns = | ||
357 | clockevent_delta2ns(0xffffffff, &timer0_clockevent); | ||
358 | timer0_clockevent.min_delta_ns = | ||
359 | clockevent_delta2ns(0xf, &timer0_clockevent); | ||
360 | |||
361 | timer0_clockevent.cpumask = cpumask_of(0); | ||
362 | clockevents_register_device(&timer0_clockevent); | ||
363 | } | ||
364 | |||
365 | struct sys_timer bcmring_timer = { | ||
366 | .init = bcmring_init_timer, | ||
367 | }; | ||
diff --git a/arch/arm/mach-bcmring/include/mach/clkdev.h b/arch/arm/mach-bcmring/include/mach/clkdev.h new file mode 100644 index 000000000000..04b37a89801c --- /dev/null +++ b/arch/arm/mach-bcmring/include/mach/clkdev.h | |||
@@ -0,0 +1,7 @@ | |||
1 | #ifndef __ASM_MACH_CLKDEV_H | ||
2 | #define __ASM_MACH_CLKDEV_H | ||
3 | |||
4 | #define __clk_get(clk) ({ 1; }) | ||
5 | #define __clk_put(clk) do { } while (0) | ||
6 | |||
7 | #endif | ||