aboutsummaryrefslogtreecommitdiffstats
path: root/arch/arm/mach-at91/include/mach/at91sam9261.h
diff options
context:
space:
mode:
authorJean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com>2011-09-18 10:29:50 -0400
committerJean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com>2011-11-28 09:50:38 -0500
commit4ab0c5998d327cba5b7e0dc8ce67f45859997669 (patch)
tree8e785004e227fa4572a0c459fbde72aa07ddcdfc /arch/arm/mach-at91/include/mach/at91sam9261.h
parentcfa5a1fe7e65bacdee59d5df60a9f44b0c030532 (diff)
ARM: at91: make pit register base soc independent
Signed-off-by: Jean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com> Acked-by: Nicolas Ferre <nicolas.ferre@atmel.com>
Diffstat (limited to 'arch/arm/mach-at91/include/mach/at91sam9261.h')
-rw-r--r--arch/arm/mach-at91/include/mach/at91sam9261.h2
1 files changed, 1 insertions, 1 deletions
diff --git a/arch/arm/mach-at91/include/mach/at91sam9261.h b/arch/arm/mach-at91/include/mach/at91sam9261.h
index f84b7132cb79..0dccaff5212e 100644
--- a/arch/arm/mach-at91/include/mach/at91sam9261.h
+++ b/arch/arm/mach-at91/include/mach/at91sam9261.h
@@ -73,7 +73,6 @@
73#define AT91_PMC (0xfffffc00 - AT91_BASE_SYS) 73#define AT91_PMC (0xfffffc00 - AT91_BASE_SYS)
74#define AT91_RSTC (0xfffffd00 - AT91_BASE_SYS) 74#define AT91_RSTC (0xfffffd00 - AT91_BASE_SYS)
75#define AT91_SHDWC (0xfffffd10 - AT91_BASE_SYS) 75#define AT91_SHDWC (0xfffffd10 - AT91_BASE_SYS)
76#define AT91_PIT (0xfffffd30 - AT91_BASE_SYS)
77#define AT91_WDT (0xfffffd40 - AT91_BASE_SYS) 76#define AT91_WDT (0xfffffd40 - AT91_BASE_SYS)
78#define AT91_GPBR (0xfffffd50 - AT91_BASE_SYS) 77#define AT91_GPBR (0xfffffd50 - AT91_BASE_SYS)
79 78
@@ -81,6 +80,7 @@
81#define AT91SAM9261_BASE_PIOB 0xfffff600 80#define AT91SAM9261_BASE_PIOB 0xfffff600
82#define AT91SAM9261_BASE_PIOC 0xfffff800 81#define AT91SAM9261_BASE_PIOC 0xfffff800
83#define AT91SAM9261_BASE_RTT 0xfffffd20 82#define AT91SAM9261_BASE_RTT 0xfffffd20
83#define AT91SAM9261_BASE_PIT 0xfffffd30
84 84
85#define AT91_USART0 AT91SAM9261_BASE_US0 85#define AT91_USART0 AT91SAM9261_BASE_US0
86#define AT91_USART1 AT91SAM9261_BASE_US1 86#define AT91_USART1 AT91SAM9261_BASE_US1