aboutsummaryrefslogtreecommitdiffstats
path: root/arch/arm/kernel
diff options
context:
space:
mode:
authorRussell King <rmk@dyn-67.arm.linux.org.uk>2008-09-25 10:39:20 -0400
committerRussell King <rmk+kernel@arm.linux.org.uk>2008-09-25 10:39:20 -0400
commit2b4ae1f1d2ae595ff2fc5597287881796e0e6bfc (patch)
treea572cd8d4044bfa234e51a4fe04199e9b32c8181 /arch/arm/kernel
parentc0e9587841a0fd79bbf8296034faefb9afe72fb4 (diff)
[ARM] Print details relevant to how we handle the cache
This replaces the original cache type decoding printks. We now indicate how we're treating the cache which we found, rather than what we found. Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
Diffstat (limited to 'arch/arm/kernel')
-rw-r--r--arch/arm/kernel/setup.c9
1 files changed, 9 insertions, 0 deletions
diff --git a/arch/arm/kernel/setup.c b/arch/arm/kernel/setup.c
index 5b121d81f9eb..2f5d3641f2ed 100644
--- a/arch/arm/kernel/setup.c
+++ b/arch/arm/kernel/setup.c
@@ -248,6 +248,15 @@ static void __init cacheid_init(void)
248 } else { 248 } else {
249 cacheid = CACHEID_VIVT; 249 cacheid = CACHEID_VIVT;
250 } 250 }
251
252 printk("CPU: %s data cache, %s instruction cache\n",
253 cache_is_vivt() ? "VIVT" :
254 cache_is_vipt_aliasing() ? "VIPT aliasing" :
255 cache_is_vipt_nonaliasing() ? "VIPT nonaliasing" : "unknown",
256 cache_is_vivt() ? "VIVT" :
257 icache_is_vivt_asid_tagged() ? "VIVT ASID tagged" :
258 cache_is_vipt_aliasing() ? "VIPT aliasing" :
259 cache_is_vipt_nonaliasing() ? "VIPT nonaliasing" : "unknown");
251} 260}
252 261
253/* 262/*