aboutsummaryrefslogtreecommitdiffstats
path: root/arch/arm/boot/dts/ste-nomadik-stn8815.dtsi
diff options
context:
space:
mode:
authorLinus Walleij <linus.walleij@linaro.org>2013-05-24 15:56:38 -0400
committerLinus Walleij <linus.walleij@linaro.org>2013-05-26 16:25:36 -0400
commit49932f5ef13fa6a5a8bd71cf2f0b721d0e0b495d (patch)
tree4995b45def6bddccf5bfcf9ad97d31a3849332f7 /arch/arm/boot/dts/ste-nomadik-stn8815.dtsi
parent175210a842e2c05cb5dc606ad43a5dbefe12977f (diff)
ARM: nomadik: move the pin configuration to DT
This moves the pin configuration for the Nomadik over to the device tree using Gabriel's bindings. Remove the auxdata nailing down the name of the pin controller as this is no longer necessary. Cc: Gabriel Fernandez <gabriel.fernandez@st.com> Cc: Patrice Chotard <patrice.chotard@st.com> Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
Diffstat (limited to 'arch/arm/boot/dts/ste-nomadik-stn8815.dtsi')
-rw-r--r--arch/arm/boot/dts/ste-nomadik-stn8815.dtsi82
1 files changed, 82 insertions, 0 deletions
diff --git a/arch/arm/boot/dts/ste-nomadik-stn8815.dtsi b/arch/arm/boot/dts/ste-nomadik-stn8815.dtsi
index 51a33e080ca9..615da8798a0d 100644
--- a/arch/arm/boot/dts/ste-nomadik-stn8815.dtsi
+++ b/arch/arm/boot/dts/ste-nomadik-stn8815.dtsi
@@ -94,6 +94,75 @@
94 94
95 pinctrl { 95 pinctrl {
96 compatible = "stericsson,nmk-pinctrl-stn8815"; 96 compatible = "stericsson,nmk-pinctrl-stn8815";
97 /* Pin configurations */
98 uart0 {
99 uart0_default_mux: uart0_mux {
100 u0_default_mux {
101 ste,function = "u0";
102 ste,pins = "u0_a_1";
103 };
104 };
105 };
106 uart1 {
107 uart1_default_mux: uart1_mux {
108 u1_default_mux {
109 ste,function = "u1";
110 ste,pins = "u1_a_1";
111 };
112 };
113 };
114 mmcsd {
115 mmcsd_default_mux: mmcsd_mux {
116 mmcsd_default_mux {
117 ste,function = "mmcsd";
118 ste,pins = "mmcsd_a_1";
119 };
120 };
121 mmcsd_default_mode: mmcsd_default {
122 mmcsd_default_cfg1 {
123 /* MCCLK */
124 ste,pins = "GPIO8_B10";
125 ste,output = <0>;
126 };
127 mmcsd_default_cfg2 {
128 /* MCCMDDIR, MCDAT0DIR, MCDAT31DIR */
129 ste,pins = "GPIO10_C11", "GPIO15_A12",
130 "GPIO16_C13";
131 ste,output = <1>;
132 };
133 mmcsd_default_cfg3 {
134 /* MCCMD, MCDAT3-0, MCMSFBCLK */
135 ste,pins = "GPIO9_A10", "GPIO11_B11",
136 "GPIO12_A11", "GPIO13_C12",
137 "GPIO14_B12", "GPIO24_C15";
138 ste,input = <1>;
139 };
140 };
141 };
142 i2c0 {
143 i2c0_default_mode: i2c0_default {
144 i2c0_default_cfg {
145 ste,pins = "GPIO62_D3", "GPIO63_D2";
146 ste,input = <1>;
147 };
148 };
149 };
150 i2c1 {
151 i2c1_default_mode: i2c1_default {
152 i2c1_default_cfg {
153 ste,pins = "GPIO53_L4", "GPIO54_L3";
154 ste,input = <1>;
155 };
156 };
157 };
158 i2c2 {
159 i2c2_default_mode: i2c2_default {
160 i2c2_default_cfg {
161 ste,pins = "GPIO73_C21", "GPIO74_C20";
162 ste,input = <1>;
163 };
164 };
165 };
97 }; 166 };
98 167
99 src: src@101e0000 { 168 src: src@101e0000 {
@@ -191,6 +260,8 @@
191 <&gpio1 30 0>; /* scl */ 260 <&gpio1 30 0>; /* scl */
192 #address-cells = <1>; 261 #address-cells = <1>;
193 #size-cells = <0>; 262 #size-cells = <0>;
263 pinctrl-names = "default";
264 pinctrl-0 = <&i2c0_default_mode>;
194 265
195 stw4811@2d { 266 stw4811@2d {
196 compatible = "st,stw4811"; 267 compatible = "st,stw4811";
@@ -205,6 +276,8 @@
205 <&gpio1 21 0>; /* scl */ 276 <&gpio1 21 0>; /* scl */
206 #address-cells = <1>; 277 #address-cells = <1>;
207 #size-cells = <0>; 278 #size-cells = <0>;
279 pinctrl-names = "default";
280 pinctrl-0 = <&i2c1_default_mode>;
208 281
209 camera@2d { 282 camera@2d {
210 compatible = "st,camera"; 283 compatible = "st,camera";
@@ -227,6 +300,9 @@
227 <&gpio2 9 0>; /* scl */ 300 <&gpio2 9 0>; /* scl */
228 #address-cells = <1>; 301 #address-cells = <1>;
229 #size-cells = <0>; 302 #size-cells = <0>;
303 pinctrl-names = "default";
304 pinctrl-0 = <&i2c2_default_mode>;
305
230 stw4811@2d { 306 stw4811@2d {
231 compatible = "st,stw4811-usb"; 307 compatible = "st,stw4811-usb";
232 reg = <0x2d>; 308 reg = <0x2d>;
@@ -260,6 +336,8 @@
260 interrupts = <12>; 336 interrupts = <12>;
261 clocks = <&clk48>, <&pclk>; 337 clocks = <&clk48>, <&pclk>;
262 clock-names = "uartclk", "apb_pclk"; 338 clock-names = "uartclk", "apb_pclk";
339 pinctrl-names = "default";
340 pinctrl-0 = <&uart0_default_mux>;
263 }; 341 };
264 342
265 uart1: uart@101fb000 { 343 uart1: uart@101fb000 {
@@ -269,6 +347,8 @@
269 interrupts = <17>; 347 interrupts = <17>;
270 clocks = <&clk48>, <&pclk>; 348 clocks = <&clk48>, <&pclk>;
271 clock-names = "uartclk", "apb_pclk"; 349 clock-names = "uartclk", "apb_pclk";
350 pinctrl-names = "default";
351 pinctrl-0 = <&uart1_default_mux>;
272 }; 352 };
273 353
274 uart2: uart@101f2000 { 354 uart2: uart@101f2000 {
@@ -310,6 +390,8 @@
310 mmc-cap-sd-highspeed; 390 mmc-cap-sd-highspeed;
311 cd-gpios = <&gpio3 15 0x1>; 391 cd-gpios = <&gpio3 15 0x1>;
312 cd-inverted; 392 cd-inverted;
393 pinctrl-names = "default";
394 pinctrl-0 = <&mmcsd_default_mux>, <&mmcsd_default_mode>;
313 }; 395 };
314 }; 396 };
315}; 397};