aboutsummaryrefslogtreecommitdiffstats
path: root/arch/arm/boot/dts/qcom-msm8960-cdp.dts
diff options
context:
space:
mode:
authorKumar Gala <galak@codeaurora.org>2013-09-17 11:51:43 -0400
committerDavid Brown <davidb@codeaurora.org>2013-09-25 16:02:56 -0400
commit81cf1e061d001fab44dbaa85fc4fbfb6da6713a1 (patch)
treed463aa5a08d08d5825e8ba9d3682e99117652140 /arch/arm/boot/dts/qcom-msm8960-cdp.dts
parentd0e190c37a85f1a8b7dccada8b2fb8fa64c36635 (diff)
ARM: msm: Rename msm devicetrees to have standard 'qcom' prefix
Use a standard 'qcom' prefix to denotate device trees meant for Qualcomm based processors. Signed-off-by: Kumar Gala <galak@codeaurora.org> Signed-off-by: David Brown <davidb@codeaurora.org>
Diffstat (limited to 'arch/arm/boot/dts/qcom-msm8960-cdp.dts')
-rw-r--r--arch/arm/boot/dts/qcom-msm8960-cdp.dts52
1 files changed, 52 insertions, 0 deletions
diff --git a/arch/arm/boot/dts/qcom-msm8960-cdp.dts b/arch/arm/boot/dts/qcom-msm8960-cdp.dts
new file mode 100644
index 000000000000..93e9f7e0b7ad
--- /dev/null
+++ b/arch/arm/boot/dts/qcom-msm8960-cdp.dts
@@ -0,0 +1,52 @@
1/dts-v1/;
2
3/include/ "skeleton.dtsi"
4
5/ {
6 model = "Qualcomm MSM8960 CDP";
7 compatible = "qcom,msm8960-cdp", "qcom,msm8960";
8 interrupt-parent = <&intc>;
9
10 intc: interrupt-controller@2000000 {
11 compatible = "qcom,msm-qgic2";
12 interrupt-controller;
13 #interrupt-cells = <3>;
14 reg = < 0x02000000 0x1000 >,
15 < 0x02002000 0x1000 >;
16 };
17
18 timer@200a000 {
19 compatible = "qcom,kpss-timer", "qcom,msm-timer";
20 interrupts = <1 1 0x301>,
21 <1 2 0x301>,
22 <1 3 0x301>;
23 reg = <0x0200a000 0x100>;
24 clock-frequency = <27000000>,
25 <32768>;
26 cpu-offset = <0x80000>;
27 };
28
29 msmgpio: gpio@800000 {
30 compatible = "qcom,msm-gpio";
31 gpio-controller;
32 #gpio-cells = <2>;
33 ngpio = <150>;
34 interrupts = <0 32 0x4>;
35 interrupt-controller;
36 #interrupt-cells = <2>;
37 reg = <0x800000 0x4000>;
38 };
39
40 serial@16440000 {
41 compatible = "qcom,msm-uartdm-v1.3", "qcom,msm-uartdm";
42 reg = <0x16440000 0x1000>,
43 <0x16400000 0x1000>;
44 interrupts = <0 154 0x0>;
45 };
46
47 qcom,ssbi@500000 {
48 compatible = "qcom,ssbi";
49 reg = <0x500000 0x1000>;
50 qcom,controller-type = "pmic-arbiter";
51 };
52};