diff options
author | Haojian Zhuang <haojian.zhuang@marvell.com> | 2012-03-01 00:26:15 -0500 |
---|---|---|
committer | Haojian Zhuang <haojian.zhuang@gmail.com> | 2012-03-06 20:32:40 -0500 |
commit | 10d77ec21a748e7ddaf6410bd08959769764520c (patch) | |
tree | 4a34b6ce63391af2f3778fad972e16e64634b4bf /arch/arm/boot/dts/pxa168.dtsi | |
parent | 5d48976678456f3782eeafb09efae1f52159d5e6 (diff) |
ARM: dts: append DTS file of pxa168
DTS files of both PXA168 and aspenite are appended.
Signed-off-by: Haojian Zhuang <haojian.zhuang@marvell.com>
Acked-by: Arnd Bergmann <arnd@arndb.de>
Diffstat (limited to 'arch/arm/boot/dts/pxa168.dtsi')
-rw-r--r-- | arch/arm/boot/dts/pxa168.dtsi | 98 |
1 files changed, 98 insertions, 0 deletions
diff --git a/arch/arm/boot/dts/pxa168.dtsi b/arch/arm/boot/dts/pxa168.dtsi new file mode 100644 index 000000000000..d32d5128f225 --- /dev/null +++ b/arch/arm/boot/dts/pxa168.dtsi | |||
@@ -0,0 +1,98 @@ | |||
1 | /* | ||
2 | * Copyright (C) 2012 Marvell Technology Group Ltd. | ||
3 | * Author: Haojian Zhuang <haojian.zhuang@marvell.com> | ||
4 | * | ||
5 | * This program is free software; you can redistribute it and/or modify | ||
6 | * it under the terms of the GNU General Public License version 2 as | ||
7 | * publishhed by the Free Software Foundation. | ||
8 | */ | ||
9 | |||
10 | /include/ "skeleton.dtsi" | ||
11 | |||
12 | / { | ||
13 | aliases { | ||
14 | serial0 = &uart1; | ||
15 | serial1 = &uart2; | ||
16 | serial2 = &uart3; | ||
17 | i2c0 = &twsi1; | ||
18 | i2c1 = &twsi2; | ||
19 | }; | ||
20 | |||
21 | intc: intc-interrupt-controller@d4282000 { | ||
22 | compatible = "mrvl,mmp-intc", "mrvl,intc"; | ||
23 | interrupt-controller; | ||
24 | #interrupt-cells = <1>; | ||
25 | reg = <0xd4282000 0x1000>; | ||
26 | }; | ||
27 | |||
28 | soc { | ||
29 | #address-cells = <1>; | ||
30 | #size-cells = <1>; | ||
31 | compatible = "simple-bus"; | ||
32 | interrupt-parent = <&intc>; | ||
33 | ranges; | ||
34 | |||
35 | apb@d4000000 { /* APB */ | ||
36 | compatible = "mrvl,apb-bus", "simple-bus"; | ||
37 | #address-cells = <1>; | ||
38 | #size-cells = <1>; | ||
39 | reg = <0xd4000000 0x00200000>; | ||
40 | ranges; | ||
41 | |||
42 | uart1: uart@d4017000 { | ||
43 | compatible = "mrvl,mmp-uart", "mrvl,pxa-uart"; | ||
44 | reg = <0xd4017000 0x1000>; | ||
45 | interrupts = <27>; | ||
46 | status = "disabled"; | ||
47 | }; | ||
48 | |||
49 | uart2: uart@d4018000 { | ||
50 | compatible = "mrvl,mmp-uart", "mrvl,pxa-uart"; | ||
51 | reg = <0xd4018000 0x1000>; | ||
52 | interrupts = <28>; | ||
53 | status = "disabled"; | ||
54 | }; | ||
55 | |||
56 | uart3: uart@d4026000 { | ||
57 | compatible = "mrvl,mmp-uart", "mrvl,pxa-uart"; | ||
58 | reg = <0xd4026000 0x1000>; | ||
59 | interrupts = <29>; | ||
60 | status = "disabled"; | ||
61 | }; | ||
62 | |||
63 | gpio: gpio@d4019000 { | ||
64 | compatible = "mrvl,mmp-gpio", "mrvl,pxa-gpio"; | ||
65 | reg = <0xd4019000 0x1000>; | ||
66 | interrupts = <49>; | ||
67 | interrupt-names = "gpio_mux"; | ||
68 | gpio-controller; | ||
69 | #gpio-cells = <1>; | ||
70 | interrupt-controller; | ||
71 | #interrupt-cells = <1>; | ||
72 | }; | ||
73 | |||
74 | twsi1: i2c@d4011000 { | ||
75 | compatible = "mrvl,mmp-twsi", "mrvl,pxa-i2c"; | ||
76 | reg = <0xd4011000 0x1000>; | ||
77 | interrupts = <7>; | ||
78 | mrvl,i2c-fast-mode; | ||
79 | status = "disabled"; | ||
80 | }; | ||
81 | |||
82 | twsi2: i2c@d4025000 { | ||
83 | compatible = "mrvl,mmp-twsi", "mrvl,pxa-i2c"; | ||
84 | reg = <0xd4025000 0x1000>; | ||
85 | interrupts = <58>; | ||
86 | status = "disabled"; | ||
87 | }; | ||
88 | |||
89 | rtc: rtc@d4010000 { | ||
90 | compatible = "mrvl,mmp-rtc"; | ||
91 | reg = <0xd4010000 0x1000>; | ||
92 | interrupts = <5 6>; | ||
93 | interrupt-names = "rtc 1Hz", "rtc alarm"; | ||
94 | status = "disabled"; | ||
95 | }; | ||
96 | }; | ||
97 | }; | ||
98 | }; | ||