diff options
author | Santosh Shilimkar <santosh.shilimkar@ti.com> | 2012-08-13 05:09:03 -0400 |
---|---|---|
committer | Santosh Shilimkar <santosh.shilimkar@ti.com> | 2012-09-19 03:30:37 -0400 |
commit | 3c7c5dab44d6c8861bc86dab924353d8d40344f8 (patch) | |
tree | 43925a23bdd177836d4428710c4cb8b05af7009c /arch/arm/boot/dts/omap5.dtsi | |
parent | fa6d79d27614223d82418023b7f5300f1a1530d3 (diff) |
ARM: OMAP5: Enable arch timer support
Enable Cortex A15 generic timer support for OMAP5 based SOCs.
The CPU local timers run on the free running real time counter clock.
Acked-by: Benoit Cousson <b-cousson@ti.com>
Signed-off-by: Santosh Shilimkar <santosh.shilimkar@ti.com>
Diffstat (limited to 'arch/arm/boot/dts/omap5.dtsi')
-rw-r--r-- | arch/arm/boot/dts/omap5.dtsi | 12 |
1 files changed, 12 insertions, 0 deletions
diff --git a/arch/arm/boot/dts/omap5.dtsi b/arch/arm/boot/dts/omap5.dtsi index 57e527083746..7b986eddd0b9 100644 --- a/arch/arm/boot/dts/omap5.dtsi +++ b/arch/arm/boot/dts/omap5.dtsi | |||
@@ -33,9 +33,21 @@ | |||
33 | cpus { | 33 | cpus { |
34 | cpu@0 { | 34 | cpu@0 { |
35 | compatible = "arm,cortex-a15"; | 35 | compatible = "arm,cortex-a15"; |
36 | timer { | ||
37 | compatible = "arm,armv7-timer"; | ||
38 | /* 14th PPI IRQ, active low level-sensitive */ | ||
39 | interrupts = <1 14 0x308>; | ||
40 | clock-frequency = <6144000>; | ||
41 | }; | ||
36 | }; | 42 | }; |
37 | cpu@1 { | 43 | cpu@1 { |
38 | compatible = "arm,cortex-a15"; | 44 | compatible = "arm,cortex-a15"; |
45 | timer { | ||
46 | compatible = "arm,armv7-timer"; | ||
47 | /* 14th PPI IRQ, active low level-sensitive */ | ||
48 | interrupts = <1 14 0x308>; | ||
49 | clock-frequency = <6144000>; | ||
50 | }; | ||
39 | }; | 51 | }; |
40 | }; | 52 | }; |
41 | 53 | ||