aboutsummaryrefslogtreecommitdiffstats
path: root/arch/arm/boot/dts/mmp2.dtsi
diff options
context:
space:
mode:
authorHaojian Zhuang <haojian.zhuang@gmail.com>2012-08-04 22:28:30 -0400
committerHaojian Zhuang <haojian.zhuang@gmail.com>2012-08-16 04:17:10 -0400
commit51931b37fcb17a2f48f726fd21b88e3af770ddc2 (patch)
tree4c90add345de8cadd83802b592a62a8d0aebc2d6 /arch/arm/boot/dts/mmp2.dtsi
parenta03d8b1e4606be10c0fedf1ccabe22dc3a5060f9 (diff)
ARM: mmp: enable tauros2 cache in mmp2 dt
Signed-off-by: Haojian Zhuang <haojian.zhuang@gmail.com>
Diffstat (limited to 'arch/arm/boot/dts/mmp2.dtsi')
-rw-r--r--arch/arm/boot/dts/mmp2.dtsi5
1 files changed, 5 insertions, 0 deletions
diff --git a/arch/arm/boot/dts/mmp2.dtsi b/arch/arm/boot/dts/mmp2.dtsi
index 80f74e256408..0514fb41627e 100644
--- a/arch/arm/boot/dts/mmp2.dtsi
+++ b/arch/arm/boot/dts/mmp2.dtsi
@@ -26,6 +26,11 @@
26 interrupt-parent = <&intc>; 26 interrupt-parent = <&intc>;
27 ranges; 27 ranges;
28 28
29 L2: l2-cache {
30 compatible = "marvell,tauros2-cache";
31 marvell,tauros2-cache-features = <0x3>;
32 };
33
29 axi@d4200000 { /* AXI */ 34 axi@d4200000 { /* AXI */
30 compatible = "mrvl,axi-bus", "simple-bus"; 35 compatible = "mrvl,axi-bus", "simple-bus";
31 #address-cells = <1>; 36 #address-cells = <1>;