aboutsummaryrefslogtreecommitdiffstats
path: root/arch/arm/boot/dts/dra72-evm.dts
diff options
context:
space:
mode:
authorMugunthan V N <mugunthanvnm@ti.com>2015-01-19 04:49:28 -0500
committerTony Lindgren <tony@atomide.com>2015-01-20 13:07:25 -0500
commit1f43c45df7afb706470f7d81d983dd7763a9452f (patch)
treec493fd1b1d527e04289da2922aceda16724e1f25 /arch/arm/boot/dts/dra72-evm.dts
parentac7452cee7430ea507ddf70700de56482f15dae3 (diff)
ARM: dts: dra72-evm: Add qspi device
These add device tree entry for qspi device on dra72-evm. Signed-off-by: Mugunthan V N <mugunthanvnm@ti.com> Signed-off-by: Tony Lindgren <tony@atomide.com>
Diffstat (limited to 'arch/arm/boot/dts/dra72-evm.dts')
-rw-r--r--arch/arm/boot/dts/dra72-evm.dts77
1 files changed, 77 insertions, 0 deletions
diff --git a/arch/arm/boot/dts/dra72-evm.dts b/arch/arm/boot/dts/dra72-evm.dts
index 89085d066c65..cacddd74c516 100644
--- a/arch/arm/boot/dts/dra72-evm.dts
+++ b/arch/arm/boot/dts/dra72-evm.dts
@@ -121,6 +121,18 @@
121 0x418 (MUX_MODE15) /* wakeup0.off */ 121 0x418 (MUX_MODE15) /* wakeup0.off */
122 >; 122 >;
123 }; 123 };
124
125 qspi1_pins: pinmux_qspi1_pins {
126 pinctrl-single,pins = <
127 0x74 (PIN_OUTPUT | MUX_MODE1) /* gpmc_a13.qspi1_rtclk */
128 0x78 (PIN_INPUT | MUX_MODE1) /* gpmc_a14.qspi1_d3 */
129 0x7c (PIN_INPUT | MUX_MODE1) /* gpmc_a15.qspi1_d2 */
130 0x80 (PIN_INPUT | MUX_MODE1) /* gpmc_a16.qspi1_d1 */
131 0x84 (PIN_INPUT | MUX_MODE1) /* gpmc_a17.qspi1_d0 */
132 0x88 (PIN_OUTPUT | MUX_MODE1) /* qpmc_a18.qspi1_sclk */
133 0xb8 (PIN_OUTPUT | MUX_MODE1) /* gpmc_cs2.qspi1_cs0 */
134 >;
135 };
124}; 136};
125 137
126&i2c1 { 138&i2c1 {
@@ -461,3 +473,68 @@
461 pinctrl-0 = <&dcan1_pins_default>; 473 pinctrl-0 = <&dcan1_pins_default>;
462 pinctrl-1 = <&dcan1_pins_sleep>; 474 pinctrl-1 = <&dcan1_pins_sleep>;
463}; 475};
476
477&qspi {
478 status = "okay";
479 pinctrl-names = "default";
480 pinctrl-0 = <&qspi1_pins>;
481
482 spi-max-frequency = <48000000>;
483 m25p80@0 {
484 compatible = "s25fl256s1";
485 spi-max-frequency = <48000000>;
486 reg = <0>;
487 spi-tx-bus-width = <1>;
488 spi-rx-bus-width = <4>;
489 spi-cpol;
490 spi-cpha;
491 #address-cells = <1>;
492 #size-cells = <1>;
493
494 /* MTD partition table.
495 * The ROM checks the first four physical blocks
496 * for a valid file to boot and the flash here is
497 * 64KiB block size.
498 */
499 partition@0 {
500 label = "QSPI.SPL";
501 reg = <0x00000000 0x000010000>;
502 };
503 partition@1 {
504 label = "QSPI.SPL.backup1";
505 reg = <0x00010000 0x00010000>;
506 };
507 partition@2 {
508 label = "QSPI.SPL.backup2";
509 reg = <0x00020000 0x00010000>;
510 };
511 partition@3 {
512 label = "QSPI.SPL.backup3";
513 reg = <0x00030000 0x00010000>;
514 };
515 partition@4 {
516 label = "QSPI.u-boot";
517 reg = <0x00040000 0x00100000>;
518 };
519 partition@5 {
520 label = "QSPI.u-boot-spl-os";
521 reg = <0x00140000 0x00080000>;
522 };
523 partition@6 {
524 label = "QSPI.u-boot-env";
525 reg = <0x001c0000 0x00010000>;
526 };
527 partition@7 {
528 label = "QSPI.u-boot-env.backup1";
529 reg = <0x001d0000 0x0010000>;
530 };
531 partition@8 {
532 label = "QSPI.kernel";
533 reg = <0x001e0000 0x0800000>;
534 };
535 partition@9 {
536 label = "QSPI.file-system";
537 reg = <0x009e0000 0x01620000>;
538 };
539 };
540};