KVM: PPC: Book3S HV: Reserve POWER8 space in get/set_one_reg

This reserves space in get/set_one_reg ioctl for the extra guest state
needed for POWER8.  It doesn't implement these at all, it just reserves
them so that the ABI is defined now.

A few things to note here:

- This add *a lot* state for transactional memory.  TM suspend mode,
  this is unavoidable, you can't simply roll back all transactions and
  store only the checkpointed state.  I've added this all to
  get/set_one_reg (including GPRs) rather than creating a new ioctl
  which returns a struct kvm_regs like KVM_GET_REGS does.  This means we
  if we need to extract the TM state, we are going to need a bucket load
  of IOCTLs.  Hopefully most of the time this will not be needed as we
  can look at the MSR to see if TM is active and only grab them when
  needed.  If this becomes a bottle neck in future we can add another
  ioctl to grab all this state in one go.

- The TM state is offset by 0x80000000.

- For TM, I've done away with VMX and FP and created a single 64x128 bit
  VSX register space.

- I've left a space of 1 (at 0x9c) since Paulus needs to add a value
  which applies to POWER7 as well.

Signed-off-by: Michael Neuling <mikey@neuling.org>
Signed-off-by: Alexander Graf <agraf@suse.de>

1 files changed, 39 insertions, 0 deletions

diff --git a/Documentation/virtual/kvm/api.txt b/Documentation/virtual/kvm/api.txt
index a89a5ee0b940..354a51ba456b 100644
--- a/Documentation/virtual/kvm/api.txt
+++ b/Documentation/virtual/kvm/api.txt
@@ -1810,6 +1810,45 @@ registers, find a list below:
   PPC   | KVM_REG_PPC_TLB3PS    | 32
   PPC   | KVM_REG_PPC_EPTCFG    | 32
   PPC   | KVM_REG_PPC_ICP_STATE | 64
+  PPC   | KVM_REG_PPC_SPMC1     | 32
+  PPC   | KVM_REG_PPC_SPMC2     | 32
+  PPC   | KVM_REG_PPC_IAMR      | 64
+  PPC   | KVM_REG_PPC_TFHAR     | 64
+  PPC   | KVM_REG_PPC_TFIAR     | 64
+  PPC   | KVM_REG_PPC_TEXASR    | 64
+  PPC   | KVM_REG_PPC_FSCR      | 64
+  PPC   | KVM_REG_PPC_PSPB      | 32
+  PPC   | KVM_REG_PPC_EBBHR     | 64
+  PPC   | KVM_REG_PPC_EBBRR     | 64
+  PPC   | KVM_REG_PPC_BESCR     | 64
+  PPC   | KVM_REG_PPC_TAR       | 64
+  PPC   | KVM_REG_PPC_DPDES     | 64
+  PPC   | KVM_REG_PPC_DAWR      | 64
+  PPC   | KVM_REG_PPC_DAWRX     | 64
+  PPC   | KVM_REG_PPC_CIABR     | 64
+  PPC   | KVM_REG_PPC_IC        | 64
+  PPC   | KVM_REG_PPC_VTB       | 64
+  PPC   | KVM_REG_PPC_CSIGR     | 64
+  PPC   | KVM_REG_PPC_TACR      | 64
+  PPC   | KVM_REG_PPC_TCSCR     | 64
+  PPC   | KVM_REG_PPC_PID       | 64
+  PPC   | KVM_REG_PPC_ACOP      | 64
+  PPC   | KVM_REG_PPC_TM_GPR0   | 64
+          ...
+  PPC   | KVM_REG_PPC_TM_GPR31  | 64
+  PPC   | KVM_REG_PPC_TM_VSR0   | 128
+          ...
+  PPC   | KVM_REG_PPC_TM_VSR63  | 128
+  PPC   | KVM_REG_PPC_TM_CR     | 64
+  PPC   | KVM_REG_PPC_TM_LR     | 64
+  PPC   | KVM_REG_PPC_TM_CTR    | 64
+  PPC   | KVM_REG_PPC_TM_FPSCR  | 64
+  PPC   | KVM_REG_PPC_TM_AMR    | 64
+  PPC   | KVM_REG_PPC_TM_PPR    | 64
+  PPC   | KVM_REG_PPC_TM_VRSAVE | 64
+  PPC   | KVM_REG_PPC_TM_VSCR   | 32
+  PPC   | KVM_REG_PPC_TM_DSCR   | 64
+  PPC   | KVM_REG_PPC_TM_TAR    | 64
 
 ARM registers are mapped using the lower 32 bits.  The upper 16 of that
 is the register group type, or coprocessor number: