diff options
author | Chen-Yu Tsai <wens@csie.org> | 2015-01-17 00:19:26 -0500 |
---|---|---|
committer | Maxime Ripard <maxime.ripard@free-electrons.com> | 2015-01-19 16:48:55 -0500 |
commit | 61af4d8dceeb179b62cb342f4008ce3774d3d1fd (patch) | |
tree | c5844e797e4e22ebf7472fa0d314960290eda6db /Documentation/devicetree | |
parent | eb378df79e80772c1cbed32882b7378eb6f6c52c (diff) |
clk: sunxi: Add mod0 and mmc module clock support for A80
The module 0 style clocks, or storage module clocks as named in the
official SDK, are almost the same as the module 0 clocks on earlier
Allwinner SoCs. The only difference is wider mux register bits.
As with earlier Allwinner SoCs, mmc module clocks are a special case
of mod0 clocks, with phase controls for 2 child clocks, output and
sample.
This patch adds support for both.
Signed-off-by: Chen-Yu Tsai <wens@csie.org>
Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com>
Diffstat (limited to 'Documentation/devicetree')
-rw-r--r-- | Documentation/devicetree/bindings/clock/sunxi.txt | 7 |
1 files changed, 5 insertions, 2 deletions
diff --git a/Documentation/devicetree/bindings/clock/sunxi.txt b/Documentation/devicetree/bindings/clock/sunxi.txt index e4c42276c577..0dfd018ba47b 100644 --- a/Documentation/devicetree/bindings/clock/sunxi.txt +++ b/Documentation/devicetree/bindings/clock/sunxi.txt | |||
@@ -56,7 +56,9 @@ Required properties: | |||
56 | "allwinner,sun8i-a23-apb2-gates-clk" - for the APB2 gates on A23 | 56 | "allwinner,sun8i-a23-apb2-gates-clk" - for the APB2 gates on A23 |
57 | "allwinner,sun5i-a13-mbus-clk" - for the MBUS clock on A13 | 57 | "allwinner,sun5i-a13-mbus-clk" - for the MBUS clock on A13 |
58 | "allwinner,sun4i-a10-mmc-clk" - for the MMC clock | 58 | "allwinner,sun4i-a10-mmc-clk" - for the MMC clock |
59 | "allwinner,sun9i-a80-mmc-clk" - for mmc module clocks on A80 | ||
59 | "allwinner,sun4i-a10-mod0-clk" - for the module 0 family of clocks | 60 | "allwinner,sun4i-a10-mod0-clk" - for the module 0 family of clocks |
61 | "allwinner,sun9i-a80-mod0-clk" - for module 0 (storage) clocks on A80 | ||
60 | "allwinner,sun8i-a23-mbus-clk" - for the MBUS clock on A23 | 62 | "allwinner,sun8i-a23-mbus-clk" - for the MBUS clock on A23 |
61 | "allwinner,sun7i-a20-out-clk" - for the external output clocks | 63 | "allwinner,sun7i-a20-out-clk" - for the external output clocks |
62 | "allwinner,sun7i-a20-gmac-clk" - for the GMAC clock module on A20/A31 | 64 | "allwinner,sun7i-a20-gmac-clk" - for the GMAC clock module on A20/A31 |
@@ -72,7 +74,8 @@ Required properties for all clocks: | |||
72 | - #clock-cells : from common clock binding; shall be set to 0 except for | 74 | - #clock-cells : from common clock binding; shall be set to 0 except for |
73 | the following compatibles where it shall be set to 1: | 75 | the following compatibles where it shall be set to 1: |
74 | "allwinner,*-gates-clk", "allwinner,sun4i-pll5-clk", | 76 | "allwinner,*-gates-clk", "allwinner,sun4i-pll5-clk", |
75 | "allwinner,sun4i-pll6-clk", "allwinner,sun6i-a31-pll6-clk" | 77 | "allwinner,sun4i-pll6-clk", "allwinner,sun6i-a31-pll6-clk", |
78 | "allwinner,*-usb-clk", "allwinner,*-mmc-clk" | ||
76 | - clock-output-names : shall be the corresponding names of the outputs. | 79 | - clock-output-names : shall be the corresponding names of the outputs. |
77 | If the clock module only has one output, the name shall be the | 80 | If the clock module only has one output, the name shall be the |
78 | module name. | 81 | module name. |
@@ -94,7 +97,7 @@ For "allwinner,sun6i-a31-pll6-clk", there are 2 outputs. The first output | |||
94 | is the normal PLL6 output, or "pll6". The second output is rate doubled | 97 | is the normal PLL6 output, or "pll6". The second output is rate doubled |
95 | PLL6, or "pll6x2". | 98 | PLL6, or "pll6x2". |
96 | 99 | ||
97 | The "allwinner,sun4i-a10-mmc-clk" has three different outputs: the | 100 | The "allwinner,*-mmc-clk" clocks have three different outputs: the |
98 | main clock, with the ID 0, and the output and sample clocks, with the | 101 | main clock, with the ID 0, and the output and sample clocks, with the |
99 | IDs 1 and 2, respectively. | 102 | IDs 1 and 2, respectively. |
100 | 103 | ||