aboutsummaryrefslogtreecommitdiffstats
path: root/Documentation/devicetree/bindings/iommu
diff options
context:
space:
mode:
authorThierry Reding <thierry.reding@avionic-design.de>2012-04-13 09:08:08 -0400
committerJoerg Roedel <joerg.roedel@amd.com>2012-04-16 07:57:16 -0400
commit7cffae421e3cd29410ef4d75f2244655fdde3b60 (patch)
tree7d618d7d3600bb21de11aa976ec5795188f563a5 /Documentation/devicetree/bindings/iommu
parent543f3f33b6165585f755858baaa95530513f5c1e (diff)
iommu: tegra/gart: Add device tree support
This commit adds device tree support for the GART hardware available on NVIDIA Tegra 20 SoCs. Signed-off-by: Thierry Reding <thierry.reding@avionic-design.de> Acked-by: Stephen Warren <swarren@wwwdotorg.org> Signed-off-by: Joerg Roedel <joerg.roedel@amd.com>
Diffstat (limited to 'Documentation/devicetree/bindings/iommu')
-rw-r--r--Documentation/devicetree/bindings/iommu/nvidia,tegra20-gart.txt14
1 files changed, 14 insertions, 0 deletions
diff --git a/Documentation/devicetree/bindings/iommu/nvidia,tegra20-gart.txt b/Documentation/devicetree/bindings/iommu/nvidia,tegra20-gart.txt
new file mode 100644
index 000000000000..2d87b9191fce
--- /dev/null
+++ b/Documentation/devicetree/bindings/iommu/nvidia,tegra20-gart.txt
@@ -0,0 +1,14 @@
1NVIDIA Tegra 20 GART
2
3Required properties:
4- compatible: "nvidia,tegra20-gart"
5- reg: Two pairs of cells specifying the physical address and size of
6 the memory controller registers and the GART aperture respectively.
7
8Example:
9
10 gart: gart@7000f000 {
11 compatible = "nvidia,tegra20-gart";
12 reg = < 0x7000f000 0x00000100 /* controller registers */
13 0x58000000 0x02000000 >; /* GART aperture */
14 };