aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorMike Frysinger <vapier@gentoo.org>2009-11-17 01:24:51 -0500
committerMike Frysinger <vapier@gentoo.org>2009-12-15 00:16:13 -0500
commitb1740549d493d3ea5d16bee1cdc7b1f200163ad5 (patch)
tree224066c68a78e7ad4095ee8b1a2bdc06237906d5
parent7eb87fd3f1f680a74992b37e28fc09c943cf6e08 (diff)
Blackfin: BF52x: unify def/cdef headers
Whole lot of duplicated code here just went bye bye. Signed-off-by: Mike Frysinger <vapier@gentoo.org>
Diffstat
-rw-r--r--arch/blackfin/mach-bf527/include/mach/cdefBF525.h11
-rw-r--r--arch/blackfin/mach-bf527/include/mach/cdefBF527.h424
-rw-r--r--arch/blackfin/mach-bf527/include/mach/defBF525.h11
-rw-r--r--arch/blackfin/mach-bf527/include/mach/defBF527.h679
4 files changed, 8 insertions, 1117 deletions
diff --git a/arch/blackfin/mach-bf527/include/mach/cdefBF525.h b/arch/blackfin/mach-bf527/include/mach/cdefBF525.h
index dc3119e9f663..d7e2751c6bcc 100644
--- a/arch/blackfin/mach-bf527/include/mach/cdefBF525.h
+++ b/arch/blackfin/mach-bf527/include/mach/cdefBF525.h
@@ -10,15 +10,8 @@
10/* include all Core registers and bit definitions */ 10/* include all Core registers and bit definitions */
11#include "defBF525.h" 11#include "defBF525.h"
12 12
13/* include core specific register pointer definitions */ 13/* BF525 is BF522 + USB */
14#include <asm/cdef_LPBlackfin.h> 14#include "cdefBF522.h"
15
16/* SYSTEM & MMR ADDRESS DEFINITIONS FOR ADSP-BF525 */
17
18/* include cdefBF52x_base.h for the set of #defines that are common to all ADSP-BF52x processors */
19#include "cdefBF52x_base.h"
20
21/* The following are the #defines needed by ADSP-BF525 that are not in the common header */
22 15
23/* USB Control Registers */ 16/* USB Control Registers */
24 17
diff --git a/arch/blackfin/mach-bf527/include/mach/cdefBF527.h b/arch/blackfin/mach-bf527/include/mach/cdefBF527.h
index d6579449ee46..c7ba544d50b6 100644
--- a/arch/blackfin/mach-bf527/include/mach/cdefBF527.h
+++ b/arch/blackfin/mach-bf527/include/mach/cdefBF527.h
@@ -10,15 +10,8 @@
10/* include all Core registers and bit definitions */ 10/* include all Core registers and bit definitions */
11#include "defBF527.h" 11#include "defBF527.h"
12 12
13/* include core specific register pointer definitions */ 13/* BF527 is BF525 + EMAC */
14#include <asm/cdef_LPBlackfin.h> 14#include "cdefBF525.h"
15
16/* SYSTEM & MMR ADDRESS DEFINITIONS FOR ADSP-BF527 */
17
18/* include cdefBF52x_base.h for the set of #defines that are common to all ADSP-BF52x processors */
19#include "cdefBF52x_base.h"
20
21/* The following are the #defines needed by ADSP-BF527 that are not in the common header */
22 15
23/* 10/100 Ethernet Controller (0xFFC03000 - 0xFFC031FF) */ 16/* 10/100 Ethernet Controller (0xFFC03000 - 0xFFC031FF) */
24 17
@@ -185,417 +178,4 @@
185#define bfin_read_EMAC_TXC_ABORT() bfin_read32(EMAC_TXC_ABORT) 178#define bfin_read_EMAC_TXC_ABORT() bfin_read32(EMAC_TXC_ABORT)
186#define bfin_write_EMAC_TXC_ABORT(val) bfin_write32(EMAC_TXC_ABORT, val) 179#define bfin_write_EMAC_TXC_ABORT(val) bfin_write32(EMAC_TXC_ABORT, val)
187 180
188/* USB Control Registers */
189
190#define bfin_read_USB_FADDR() bfin_read16(USB_FADDR)
191#define bfin_write_USB_FADDR(val) bfin_write16(USB_FADDR, val)
192#define bfin_read_USB_POWER() bfin_read16(USB_POWER)
193#define bfin_write_USB_POWER(val) bfin_write16(USB_POWER, val)
194#define bfin_read_USB_INTRTX() bfin_read16(USB_INTRTX)
195#define bfin_write_USB_INTRTX(val) bfin_write16(USB_INTRTX, val)
196#define bfin_read_USB_INTRRX() bfin_read16(USB_INTRRX)
197#define bfin_write_USB_INTRRX(val) bfin_write16(USB_INTRRX, val)
198#define bfin_read_USB_INTRTXE() bfin_read16(USB_INTRTXE)
199#define bfin_write_USB_INTRTXE(val) bfin_write16(USB_INTRTXE, val)
200#define bfin_read_USB_INTRRXE() bfin_read16(USB_INTRRXE)
201#define bfin_write_USB_INTRRXE(val) bfin_write16(USB_INTRRXE, val)
202#define bfin_read_USB_INTRUSB() bfin_read16(USB_INTRUSB)
203#define bfin_write_USB_INTRUSB(val) bfin_write16(USB_INTRUSB, val)
204#define bfin_read_USB_INTRUSBE() bfin_read16(USB_INTRUSBE)
205#define bfin_write_USB_INTRUSBE(val) bfin_write16(USB_INTRUSBE, val)
206#define bfin_read_USB_FRAME() bfin_read16(USB_FRAME)
207#define bfin_write_USB_FRAME(val) bfin_write16(USB_FRAME, val)
208#define bfin_read_USB_INDEX() bfin_read16(USB_INDEX)
209#define bfin_write_USB_INDEX(val) bfin_write16(USB_INDEX, val)
210#define bfin_read_USB_TESTMODE() bfin_read16(USB_TESTMODE)
211#define bfin_write_USB_TESTMODE(val) bfin_write16(USB_TESTMODE, val)
212#define bfin_read_USB_GLOBINTR() bfin_read16(USB_GLOBINTR)
213#define bfin_write_USB_GLOBINTR(val) bfin_write16(USB_GLOBINTR, val)
214#define bfin_read_USB_GLOBAL_CTL() bfin_read16(USB_GLOBAL_CTL)
215#define bfin_write_USB_GLOBAL_CTL(val) bfin_write16(USB_GLOBAL_CTL, val)
216
217/* USB Packet Control Registers */
218
219#define bfin_read_USB_TX_MAX_PACKET() bfin_read16(USB_TX_MAX_PACKET)
220#define bfin_write_USB_TX_MAX_PACKET(val) bfin_write16(USB_TX_MAX_PACKET, val)
221#define bfin_read_USB_CSR0() bfin_read16(USB_CSR0)
222#define bfin_write_USB_CSR0(val) bfin_write16(USB_CSR0, val)
223#define bfin_read_USB_TXCSR() bfin_read16(USB_TXCSR)
224#define bfin_write_USB_TXCSR(val) bfin_write16(USB_TXCSR, val)
225#define bfin_read_USB_RX_MAX_PACKET() bfin_read16(USB_RX_MAX_PACKET)
226#define bfin_write_USB_RX_MAX_PACKET(val) bfin_write16(USB_RX_MAX_PACKET, val)
227#define bfin_read_USB_RXCSR() bfin_read16(USB_RXCSR)
228#define bfin_write_USB_RXCSR(val) bfin_write16(USB_RXCSR, val)
229#define bfin_read_USB_COUNT0() bfin_read16(USB_COUNT0)
230#define bfin_write_USB_COUNT0(val) bfin_write16(USB_COUNT0, val)
231#define bfin_read_USB_RXCOUNT() bfin_read16(USB_RXCOUNT)
232#define bfin_write_USB_RXCOUNT(val) bfin_write16(USB_RXCOUNT, val)
233#define bfin_read_USB_TXTYPE() bfin_read16(USB_TXTYPE)
234#define bfin_write_USB_TXTYPE(val) bfin_write16(USB_TXTYPE, val)
235#define bfin_read_USB_NAKLIMIT0() bfin_read16(USB_NAKLIMIT0)
236#define bfin_write_USB_NAKLIMIT0(val) bfin_write16(USB_NAKLIMIT0, val)
237#define bfin_read_USB_TXINTERVAL() bfin_read16(USB_TXINTERVAL)
238#define bfin_write_USB_TXINTERVAL(val) bfin_write16(USB_TXINTERVAL, val)
239#define bfin_read_USB_RXTYPE() bfin_read16(USB_RXTYPE)
240#define bfin_write_USB_RXTYPE(val) bfin_write16(USB_RXTYPE, val)
241#define bfin_read_USB_RXINTERVAL() bfin_read16(USB_RXINTERVAL)
242#define bfin_write_USB_RXINTERVAL(val) bfin_write16(USB_RXINTERVAL, val)
243#define bfin_read_USB_TXCOUNT() bfin_read16(USB_TXCOUNT)
244#define bfin_write_USB_TXCOUNT(val) bfin_write16(USB_TXCOUNT, val)
245
246/* USB Endpoint FIFO Registers */
247
248#define bfin_read_USB_EP0_FIFO() bfin_read16(USB_EP0_FIFO)
249#define bfin_write_USB_EP0_FIFO(val) bfin_write16(USB_EP0_FIFO, val)
250#define bfin_read_USB_EP1_FIFO() bfin_read16(USB_EP1_FIFO)
251#define bfin_write_USB_EP1_FIFO(val) bfin_write16(USB_EP1_FIFO, val)
252#define bfin_read_USB_EP2_FIFO() bfin_read16(USB_EP2_FIFO)
253#define bfin_write_USB_EP2_FIFO(val) bfin_write16(USB_EP2_FIFO, val)
254#define bfin_read_USB_EP3_FIFO() bfin_read16(USB_EP3_FIFO)
255#define bfin_write_USB_EP3_FIFO(val) bfin_write16(USB_EP3_FIFO, val)
256#define bfin_read_USB_EP4_FIFO() bfin_read16(USB_EP4_FIFO)
257#define bfin_write_USB_EP4_FIFO(val) bfin_write16(USB_EP4_FIFO, val)
258#define bfin_read_USB_EP5_FIFO() bfin_read16(USB_EP5_FIFO)
259#define bfin_write_USB_EP5_FIFO(val) bfin_write16(USB_EP5_FIFO, val)
260#define bfin_read_USB_EP6_FIFO() bfin_read16(USB_EP6_FIFO)
261#define bfin_write_USB_EP6_FIFO(val) bfin_write16(USB_EP6_FIFO, val)
262#define bfin_read_USB_EP7_FIFO() bfin_read16(USB_EP7_FIFO)
263#define bfin_write_USB_EP7_FIFO(val) bfin_write16(USB_EP7_FIFO, val)
264
265/* USB OTG Control Registers */
266
267#define bfin_read_USB_OTG_DEV_CTL() bfin_read16(USB_OTG_DEV_CTL)
268#define bfin_write_USB_OTG_DEV_CTL(val) bfin_write16(USB_OTG_DEV_CTL, val)
269#define bfin_read_USB_OTG_VBUS_IRQ() bfin_read16(USB_OTG_VBUS_IRQ)
270#define bfin_write_USB_OTG_VBUS_IRQ(val) bfin_write16(USB_OTG_VBUS_IRQ, val)
271#define bfin_read_USB_OTG_VBUS_MASK() bfin_read16(USB_OTG_VBUS_MASK)
272#define bfin_write_USB_OTG_VBUS_MASK(val) bfin_write16(USB_OTG_VBUS_MASK, val)
273
274/* USB Phy Control Registers */
275
276#define bfin_read_USB_LINKINFO() bfin_read16(USB_LINKINFO)
277#define bfin_write_USB_LINKINFO(val) bfin_write16(USB_LINKINFO, val)
278#define bfin_read_USB_VPLEN() bfin_read16(USB_VPLEN)
279#define bfin_write_USB_VPLEN(val) bfin_write16(USB_VPLEN, val)
280#define bfin_read_USB_HS_EOF1() bfin_read16(USB_HS_EOF1)
281#define bfin_write_USB_HS_EOF1(val) bfin_write16(USB_HS_EOF1, val)
282#define bfin_read_USB_FS_EOF1() bfin_read16(USB_FS_EOF1)
283#define bfin_write_USB_FS_EOF1(val) bfin_write16(USB_FS_EOF1, val)
284#define bfin_read_USB_LS_EOF1() bfin_read16(USB_LS_EOF1)
285#define bfin_write_USB_LS_EOF1(val) bfin_write16(USB_LS_EOF1, val)
286
287/* (APHY_CNTRL is for ADI usage only) */
288
289#define bfin_read_USB_APHY_CNTRL() bfin_read16(USB_APHY_CNTRL)
290#define bfin_write_USB_APHY_CNTRL(val) bfin_write16(USB_APHY_CNTRL, val)
291
292/* (APHY_CALIB is for ADI usage only) */
293
294#define bfin_read_USB_APHY_CALIB() bfin_read16(USB_APHY_CALIB)
295#define bfin_write_USB_APHY_CALIB(val) bfin_write16(USB_APHY_CALIB, val)
296
297#define bfin_read_USB_APHY_CNTRL2() bfin_read16(USB_APHY_CNTRL2)
298#define bfin_write_USB_APHY_CNTRL2(val) bfin_write16(USB_APHY_CNTRL2, val)
299
300/* (PHY_TEST is for ADI usage only) */
301
302#define bfin_read_USB_PHY_TEST() bfin_read16(USB_PHY_TEST)
303#define bfin_write_USB_PHY_TEST(val) bfin_write16(USB_PHY_TEST, val)
304
305#define bfin_read_USB_PLLOSC_CTRL() bfin_read16(USB_PLLOSC_CTRL)
306#define bfin_write_USB_PLLOSC_CTRL(val) bfin_write16(USB_PLLOSC_CTRL, val)
307#define bfin_read_USB_SRP_CLKDIV() bfin_read16(USB_SRP_CLKDIV)
308#define bfin_write_USB_SRP_CLKDIV(val) bfin_write16(USB_SRP_CLKDIV, val)
309
310/* USB Endpoint 0 Control Registers */
311
312#define bfin_read_USB_EP_NI0_TXMAXP() bfin_read16(USB_EP_NI0_TXMAXP)
313#define bfin_write_USB_EP_NI0_TXMAXP(val) bfin_write16(USB_EP_NI0_TXMAXP, val)
314#define bfin_read_USB_EP_NI0_TXCSR() bfin_read16(USB_EP_NI0_TXCSR)
315#define bfin_write_USB_EP_NI0_TXCSR(val) bfin_write16(USB_EP_NI0_TXCSR, val)
316#define bfin_read_USB_EP_NI0_RXMAXP() bfin_read16(USB_EP_NI0_RXMAXP)
317#define bfin_write_USB_EP_NI0_RXMAXP(val) bfin_write16(USB_EP_NI0_RXMAXP, val)
318#define bfin_read_USB_EP_NI0_RXCSR() bfin_read16(USB_EP_NI0_RXCSR)
319#define bfin_write_USB_EP_NI0_RXCSR(val) bfin_write16(USB_EP_NI0_RXCSR, val)
320#define bfin_read_USB_EP_NI0_RXCOUNT() bfin_read16(USB_EP_NI0_RXCOUNT)
321#define bfin_write_USB_EP_NI0_RXCOUNT(val) bfin_write16(USB_EP_NI0_RXCOUNT, val)
322#define bfin_read_USB_EP_NI0_TXTYPE() bfin_read16(USB_EP_NI0_TXTYPE)
323#define bfin_write_USB_EP_NI0_TXTYPE(val) bfin_write16(USB_EP_NI0_TXTYPE, val)
324#define bfin_read_USB_EP_NI0_TXINTERVAL() bfin_read16(USB_EP_NI0_TXINTERVAL)
325#define bfin_write_USB_EP_NI0_TXINTERVAL(val) bfin_write16(USB_EP_NI0_TXINTERVAL, val)
326#define bfin_read_USB_EP_NI0_RXTYPE() bfin_read16(USB_EP_NI0_RXTYPE)
327#define bfin_write_USB_EP_NI0_RXTYPE(val) bfin_write16(USB_EP_NI0_RXTYPE, val)
328#define bfin_read_USB_EP_NI0_RXINTERVAL() bfin_read16(USB_EP_NI0_RXINTERVAL)
329#define bfin_write_USB_EP_NI0_RXINTERVAL(val) bfin_write16(USB_EP_NI0_RXINTERVAL, val)
330#define bfin_read_USB_EP_NI0_TXCOUNT() bfin_read16(USB_EP_NI0_TXCOUNT)
331#define bfin_write_USB_EP_NI0_TXCOUNT(val) bfin_write16(USB_EP_NI0_TXCOUNT, val)
332
333/* USB Endpoint 1 Control Registers */
334
335#define bfin_read_USB_EP_NI1_TXMAXP() bfin_read16(USB_EP_NI1_TXMAXP)
336#define bfin_write_USB_EP_NI1_TXMAXP(val) bfin_write16(USB_EP_NI1_TXMAXP, val)
337#define bfin_read_USB_EP_NI1_TXCSR() bfin_read16(USB_EP_NI1_TXCSR)
338#define bfin_write_USB_EP_NI1_TXCSR(val) bfin_write16(USB_EP_NI1_TXCSR, val)
339#define bfin_read_USB_EP_NI1_RXMAXP() bfin_read16(USB_EP_NI1_RXMAXP)
340#define bfin_write_USB_EP_NI1_RXMAXP(val) bfin_write16(USB_EP_NI1_RXMAXP, val)
341#define bfin_read_USB_EP_NI1_RXCSR() bfin_read16(USB_EP_NI1_RXCSR)
342#define bfin_write_USB_EP_NI1_RXCSR(val) bfin_write16(USB_EP_NI1_RXCSR, val)
343#define bfin_read_USB_EP_NI1_RXCOUNT() bfin_read16(USB_EP_NI1_RXCOUNT)
344#define bfin_write_USB_EP_NI1_RXCOUNT(val) bfin_write16(USB_EP_NI1_RXCOUNT, val)
345#define bfin_read_USB_EP_NI1_TXTYPE() bfin_read16(USB_EP_NI1_TXTYPE)
346#define bfin_write_USB_EP_NI1_TXTYPE(val) bfin_write16(USB_EP_NI1_TXTYPE, val)
347#define bfin_read_USB_EP_NI1_TXINTERVAL() bfin_read16(USB_EP_NI1_TXINTERVAL)
348#define bfin_write_USB_EP_NI1_TXINTERVAL(val) bfin_write16(USB_EP_NI1_TXINTERVAL, val)
349#define bfin_read_USB_EP_NI1_RXTYPE() bfin_read16(USB_EP_NI1_RXTYPE)
350#define bfin_write_USB_EP_NI1_RXTYPE(val) bfin_write16(USB_EP_NI1_RXTYPE, val)
351#define bfin_read_USB_EP_NI1_RXINTERVAL() bfin_read16(USB_EP_NI1_RXINTERVAL)
352#define bfin_write_USB_EP_NI1_RXINTERVAL(val) bfin_write16(USB_EP_NI1_RXINTERVAL, val)
353#define bfin_read_USB_EP_NI1_TXCOUNT() bfin_read16(USB_EP_NI1_TXCOUNT)
354#define bfin_write_USB_EP_NI1_TXCOUNT(val) bfin_write16(USB_EP_NI1_TXCOUNT, val)
355
356/* USB Endpoint 2 Control Registers */
357
358#define bfin_read_USB_EP_NI2_TXMAXP() bfin_read16(USB_EP_NI2_TXMAXP)
359#define bfin_write_USB_EP_NI2_TXMAXP(val) bfin_write16(USB_EP_NI2_TXMAXP, val)
360#define bfin_read_USB_EP_NI2_TXCSR() bfin_read16(USB_EP_NI2_TXCSR)
361#define bfin_write_USB_EP_NI2_TXCSR(val) bfin_write16(USB_EP_NI2_TXCSR, val)
362#define bfin_read_USB_EP_NI2_RXMAXP() bfin_read16(USB_EP_NI2_RXMAXP)
363#define bfin_write_USB_EP_NI2_RXMAXP(val) bfin_write16(USB_EP_NI2_RXMAXP, val)
364#define bfin_read_USB_EP_NI2_RXCSR() bfin_read16(USB_EP_NI2_RXCSR)
365#define bfin_write_USB_EP_NI2_RXCSR(val) bfin_write16(USB_EP_NI2_RXCSR, val)
366#define bfin_read_USB_EP_NI2_RXCOUNT() bfin_read16(USB_EP_NI2_RXCOUNT)
367#define bfin_write_USB_EP_NI2_RXCOUNT(val) bfin_write16(USB_EP_NI2_RXCOUNT, val)
368#define bfin_read_USB_EP_NI2_TXTYPE() bfin_read16(USB_EP_NI2_TXTYPE)
369#define bfin_write_USB_EP_NI2_TXTYPE(val) bfin_write16(USB_EP_NI2_TXTYPE, val)
370#define bfin_read_USB_EP_NI2_TXINTERVAL() bfin_read16(USB_EP_NI2_TXINTERVAL)
371#define bfin_write_USB_EP_NI2_TXINTERVAL(val) bfin_write16(USB_EP_NI2_TXINTERVAL, val)
372#define bfin_read_USB_EP_NI2_RXTYPE() bfin_read16(USB_EP_NI2_RXTYPE)
373#define bfin_write_USB_EP_NI2_RXTYPE(val) bfin_write16(USB_EP_NI2_RXTYPE, val)
374#define bfin_read_USB_EP_NI2_RXINTERVAL() bfin_read16(USB_EP_NI2_RXINTERVAL)
375#define bfin_write_USB_EP_NI2_RXINTERVAL(val) bfin_write16(USB_EP_NI2_RXINTERVAL, val)
376#define bfin_read_USB_EP_NI2_TXCOUNT() bfin_read16(USB_EP_NI2_TXCOUNT)
377#define bfin_write_USB_EP_NI2_TXCOUNT(val) bfin_write16(USB_EP_NI2_TXCOUNT, val)
378
379/* USB Endpoint 3 Control Registers */
380
381#define bfin_read_USB_EP_NI3_TXMAXP() bfin_read16(USB_EP_NI3_TXMAXP)
382#define bfin_write_USB_EP_NI3_TXMAXP(val) bfin_write16(USB_EP_NI3_TXMAXP, val)
383#define bfin_read_USB_EP_NI3_TXCSR() bfin_read16(USB_EP_NI3_TXCSR)
384#define bfin_write_USB_EP_NI3_TXCSR(val) bfin_write16(USB_EP_NI3_TXCSR, val)
385#define bfin_read_USB_EP_NI3_RXMAXP() bfin_read16(USB_EP_NI3_RXMAXP)
386#define bfin_write_USB_EP_NI3_RXMAXP(val) bfin_write16(USB_EP_NI3_RXMAXP, val)
387#define bfin_read_USB_EP_NI3_RXCSR() bfin_read16(USB_EP_NI3_RXCSR)
388#define bfin_write_USB_EP_NI3_RXCSR(val) bfin_write16(USB_EP_NI3_RXCSR, val)
389#define bfin_read_USB_EP_NI3_RXCOUNT() bfin_read16(USB_EP_NI3_RXCOUNT)
390#define bfin_write_USB_EP_NI3_RXCOUNT(val) bfin_write16(USB_EP_NI3_RXCOUNT, val)
391#define bfin_read_USB_EP_NI3_TXTYPE() bfin_read16(USB_EP_NI3_TXTYPE)
392#define bfin_write_USB_EP_NI3_TXTYPE(val) bfin_write16(USB_EP_NI3_TXTYPE, val)
393#define bfin_read_USB_EP_NI3_TXINTERVAL() bfin_read16(USB_EP_NI3_TXINTERVAL)
394#define bfin_write_USB_EP_NI3_TXINTERVAL(val) bfin_write16(USB_EP_NI3_TXINTERVAL, val)
395#define bfin_read_USB_EP_NI3_RXTYPE() bfin_read16(USB_EP_NI3_RXTYPE)
396#define bfin_write_USB_EP_NI3_RXTYPE(val) bfin_write16(USB_EP_NI3_RXTYPE, val)
397#define bfin_read_USB_EP_NI3_RXINTERVAL() bfin_read16(USB_EP_NI3_RXINTERVAL)
398#define bfin_write_USB_EP_NI3_RXINTERVAL(val) bfin_write16(USB_EP_NI3_RXINTERVAL, val)
399#define bfin_read_USB_EP_NI3_TXCOUNT() bfin_read16(USB_EP_NI3_TXCOUNT)
400#define bfin_write_USB_EP_NI3_TXCOUNT(val) bfin_write16(USB_EP_NI3_TXCOUNT, val)
401
402/* USB Endpoint 4 Control Registers */
403
404#define bfin_read_USB_EP_NI4_TXMAXP() bfin_read16(USB_EP_NI4_TXMAXP)
405#define bfin_write_USB_EP_NI4_TXMAXP(val) bfin_write16(USB_EP_NI4_TXMAXP, val)
406#define bfin_read_USB_EP_NI4_TXCSR() bfin_read16(USB_EP_NI4_TXCSR)
407#define bfin_write_USB_EP_NI4_TXCSR(val) bfin_write16(USB_EP_NI4_TXCSR, val)
408#define bfin_read_USB_EP_NI4_RXMAXP() bfin_read16(USB_EP_NI4_RXMAXP)
409#define bfin_write_USB_EP_NI4_RXMAXP(val) bfin_write16(USB_EP_NI4_RXMAXP, val)
410#define bfin_read_USB_EP_NI4_RXCSR() bfin_read16(USB_EP_NI4_RXCSR)
411#define bfin_write_USB_EP_NI4_RXCSR(val) bfin_write16(USB_EP_NI4_RXCSR, val)
412#define bfin_read_USB_EP_NI4_RXCOUNT() bfin_read16(USB_EP_NI4_RXCOUNT)
413#define bfin_write_USB_EP_NI4_RXCOUNT(val) bfin_write16(USB_EP_NI4_RXCOUNT, val)
414#define bfin_read_USB_EP_NI4_TXTYPE() bfin_read16(USB_EP_NI4_TXTYPE)
415#define bfin_write_USB_EP_NI4_TXTYPE(val) bfin_write16(USB_EP_NI4_TXTYPE, val)
416#define bfin_read_USB_EP_NI4_TXINTERVAL() bfin_read16(USB_EP_NI4_TXINTERVAL)
417#define bfin_write_USB_EP_NI4_TXINTERVAL(val) bfin_write16(USB_EP_NI4_TXINTERVAL, val)
418#define bfin_read_USB_EP_NI4_RXTYPE() bfin_read16(USB_EP_NI4_RXTYPE)
419#define bfin_write_USB_EP_NI4_RXTYPE(val) bfin_write16(USB_EP_NI4_RXTYPE, val)
420#define bfin_read_USB_EP_NI4_RXINTERVAL() bfin_read16(USB_EP_NI4_RXINTERVAL)
421#define bfin_write_USB_EP_NI4_RXINTERVAL(val) bfin_write16(USB_EP_NI4_RXINTERVAL, val)
422#define bfin_read_USB_EP_NI4_TXCOUNT() bfin_read16(USB_EP_NI4_TXCOUNT)
423#define bfin_write_USB_EP_NI4_TXCOUNT(val) bfin_write16(USB_EP_NI4_TXCOUNT, val)
424
425/* USB Endpoint 5 Control Registers */
426
427#define bfin_read_USB_EP_NI5_TXMAXP() bfin_read16(USB_EP_NI5_TXMAXP)
428#define bfin_write_USB_EP_NI5_TXMAXP(val) bfin_write16(USB_EP_NI5_TXMAXP, val)
429#define bfin_read_USB_EP_NI5_TXCSR() bfin_read16(USB_EP_NI5_TXCSR)
430#define bfin_write_USB_EP_NI5_TXCSR(val) bfin_write16(USB_EP_NI5_TXCSR, val)
431#define bfin_read_USB_EP_NI5_RXMAXP() bfin_read16(USB_EP_NI5_RXMAXP)
432#define bfin_write_USB_EP_NI5_RXMAXP(val) bfin_write16(USB_EP_NI5_RXMAXP, val)
433#define bfin_read_USB_EP_NI5_RXCSR() bfin_read16(USB_EP_NI5_RXCSR)
434#define bfin_write_USB_EP_NI5_RXCSR(val) bfin_write16(USB_EP_NI5_RXCSR, val)
435#define bfin_read_USB_EP_NI5_RXCOUNT() bfin_read16(USB_EP_NI5_RXCOUNT)
436#define bfin_write_USB_EP_NI5_RXCOUNT(val) bfin_write16(USB_EP_NI5_RXCOUNT, val)
437#define bfin_read_USB_EP_NI5_TXTYPE() bfin_read16(USB_EP_NI5_TXTYPE)
438#define bfin_write_USB_EP_NI5_TXTYPE(val) bfin_write16(USB_EP_NI5_TXTYPE, val)
439#define bfin_read_USB_EP_NI5_TXINTERVAL() bfin_read16(USB_EP_NI5_TXINTERVAL)
440#define bfin_write_USB_EP_NI5_TXINTERVAL(val) bfin_write16(USB_EP_NI5_TXINTERVAL, val)
441#define bfin_read_USB_EP_NI5_RXTYPE() bfin_read16(USB_EP_NI5_RXTYPE)
442#define bfin_write_USB_EP_NI5_RXTYPE(val) bfin_write16(USB_EP_NI5_RXTYPE, val)
443#define bfin_read_USB_EP_NI5_RXINTERVAL() bfin_read16(USB_EP_NI5_RXINTERVAL)
444#define bfin_write_USB_EP_NI5_RXINTERVAL(val) bfin_write16(USB_EP_NI5_RXINTERVAL, val)
445#define bfin_read_USB_EP_NI5_TXCOUNT() bfin_read16(USB_EP_NI5_TXCOUNT)
446#define bfin_write_USB_EP_NI5_TXCOUNT(val) bfin_write16(USB_EP_NI5_TXCOUNT, val)
447
448/* USB Endpoint 6 Control Registers */
449
450#define bfin_read_USB_EP_NI6_TXMAXP() bfin_read16(USB_EP_NI6_TXMAXP)
451#define bfin_write_USB_EP_NI6_TXMAXP(val) bfin_write16(USB_EP_NI6_TXMAXP, val)
452#define bfin_read_USB_EP_NI6_TXCSR() bfin_read16(USB_EP_NI6_TXCSR)
453#define bfin_write_USB_EP_NI6_TXCSR(val) bfin_write16(USB_EP_NI6_TXCSR, val)
454#define bfin_read_USB_EP_NI6_RXMAXP() bfin_read16(USB_EP_NI6_RXMAXP)
455#define bfin_write_USB_EP_NI6_RXMAXP(val) bfin_write16(USB_EP_NI6_RXMAXP, val)
456#define bfin_read_USB_EP_NI6_RXCSR() bfin_read16(USB_EP_NI6_RXCSR)
457#define bfin_write_USB_EP_NI6_RXCSR(val) bfin_write16(USB_EP_NI6_RXCSR, val)
458#define bfin_read_USB_EP_NI6_RXCOUNT() bfin_read16(USB_EP_NI6_RXCOUNT)
459#define bfin_write_USB_EP_NI6_RXCOUNT(val) bfin_write16(USB_EP_NI6_RXCOUNT, val)
460#define bfin_read_USB_EP_NI6_TXTYPE() bfin_read16(USB_EP_NI6_TXTYPE)
461#define bfin_write_USB_EP_NI6_TXTYPE(val) bfin_write16(USB_EP_NI6_TXTYPE, val)
462#define bfin_read_USB_EP_NI6_TXINTERVAL() bfin_read16(USB_EP_NI6_TXINTERVAL)
463#define bfin_write_USB_EP_NI6_TXINTERVAL(val) bfin_write16(USB_EP_NI6_TXINTERVAL, val)
464#define bfin_read_USB_EP_NI6_RXTYPE() bfin_read16(USB_EP_NI6_RXTYPE)
465#define bfin_write_USB_EP_NI6_RXTYPE(val) bfin_write16(USB_EP_NI6_RXTYPE, val)
466#define bfin_read_USB_EP_NI6_RXINTERVAL() bfin_read16(USB_EP_NI6_RXINTERVAL)
467#define bfin_write_USB_EP_NI6_RXINTERVAL(val) bfin_write16(USB_EP_NI6_RXINTERVAL, val)
468#define bfin_read_USB_EP_NI6_TXCOUNT() bfin_read16(USB_EP_NI6_TXCOUNT)
469#define bfin_write_USB_EP_NI6_TXCOUNT(val) bfin_write16(USB_EP_NI6_TXCOUNT, val)
470
471/* USB Endpoint 7 Control Registers */
472
473#define bfin_read_USB_EP_NI7_TXMAXP() bfin_read16(USB_EP_NI7_TXMAXP)
474#define bfin_write_USB_EP_NI7_TXMAXP(val) bfin_write16(USB_EP_NI7_TXMAXP, val)
475#define bfin_read_USB_EP_NI7_TXCSR() bfin_read16(USB_EP_NI7_TXCSR)
476#define bfin_write_USB_EP_NI7_TXCSR(val) bfin_write16(USB_EP_NI7_TXCSR, val)
477#define bfin_read_USB_EP_NI7_RXMAXP() bfin_read16(USB_EP_NI7_RXMAXP)
478#define bfin_write_USB_EP_NI7_RXMAXP(val) bfin_write16(USB_EP_NI7_RXMAXP, val)
479#define bfin_read_USB_EP_NI7_RXCSR() bfin_read16(USB_EP_NI7_RXCSR)
480#define bfin_write_USB_EP_NI7_RXCSR(val) bfin_write16(USB_EP_NI7_RXCSR, val)
481#define bfin_read_USB_EP_NI7_RXCOUNT() bfin_read16(USB_EP_NI7_RXCOUNT)
482#define bfin_write_USB_EP_NI7_RXCOUNT(val) bfin_write16(USB_EP_NI7_RXCOUNT, val)
483#define bfin_read_USB_EP_NI7_TXTYPE() bfin_read16(USB_EP_NI7_TXTYPE)
484#define bfin_write_USB_EP_NI7_TXTYPE(val) bfin_write16(USB_EP_NI7_TXTYPE, val)
485#define bfin_read_USB_EP_NI7_TXINTERVAL() bfin_read16(USB_EP_NI7_TXINTERVAL)
486#define bfin_write_USB_EP_NI7_TXINTERVAL(val) bfin_write16(USB_EP_NI7_TXINTERVAL, val)
487#define bfin_read_USB_EP_NI7_RXTYPE() bfin_read16(USB_EP_NI7_RXTYPE)
488#define bfin_write_USB_EP_NI7_RXTYPE(val) bfin_write16(USB_EP_NI7_RXTYPE, val)
489#define bfin_read_USB_EP_NI7_RXINTERVAL() bfin_read16(USB_EP_NI7_RXINTERVAL)
490#define bfin_write_USB_EP_NI7_RXINTERVAL(val) bfin_write16(USB_EP_NI7_RXINTERVAL, val)
491#define bfin_read_USB_EP_NI7_TXCOUNT() bfin_read16(USB_EP_NI7_TXCOUNT)
492#define bfin_write_USB_EP_NI7_TXCOUNT(val) bfin_write16(USB_EP_NI7_TXCOUNT, val)
493
494#define bfin_read_USB_DMA_INTERRUPT() bfin_read16(USB_DMA_INTERRUPT)
495#define bfin_write_USB_DMA_INTERRUPT(val) bfin_write16(USB_DMA_INTERRUPT, val)
496
497/* USB Channel 0 Config Registers */
498
499#define bfin_read_USB_DMA0CONTROL() bfin_read16(USB_DMA0CONTROL)
500#define bfin_write_USB_DMA0CONTROL(val) bfin_write16(USB_DMA0CONTROL, val)
501#define bfin_read_USB_DMA0ADDRLOW() bfin_read16(USB_DMA0ADDRLOW)
502#define bfin_write_USB_DMA0ADDRLOW(val) bfin_write16(USB_DMA0ADDRLOW, val)
503#define bfin_read_USB_DMA0ADDRHIGH() bfin_read16(USB_DMA0ADDRHIGH)
504#define bfin_write_USB_DMA0ADDRHIGH(val) bfin_write16(USB_DMA0ADDRHIGH, val)
505#define bfin_read_USB_DMA0COUNTLOW() bfin_read16(USB_DMA0COUNTLOW)
506#define bfin_write_USB_DMA0COUNTLOW(val) bfin_write16(USB_DMA0COUNTLOW, val)
507#define bfin_read_USB_DMA0COUNTHIGH() bfin_read16(USB_DMA0COUNTHIGH)
508#define bfin_write_USB_DMA0COUNTHIGH(val) bfin_write16(USB_DMA0COUNTHIGH, val)
509
510/* USB Channel 1 Config Registers */
511
512#define bfin_read_USB_DMA1CONTROL() bfin_read16(USB_DMA1CONTROL)
513#define bfin_write_USB_DMA1CONTROL(val) bfin_write16(USB_DMA1CONTROL, val)
514#define bfin_read_USB_DMA1ADDRLOW() bfin_read16(USB_DMA1ADDRLOW)
515#define bfin_write_USB_DMA1ADDRLOW(val) bfin_write16(USB_DMA1ADDRLOW, val)
516#define bfin_read_USB_DMA1ADDRHIGH() bfin_read16(USB_DMA1ADDRHIGH)
517#define bfin_write_USB_DMA1ADDRHIGH(val) bfin_write16(USB_DMA1ADDRHIGH, val)
518#define bfin_read_USB_DMA1COUNTLOW() bfin_read16(USB_DMA1COUNTLOW)
519#define bfin_write_USB_DMA1COUNTLOW(val) bfin_write16(USB_DMA1COUNTLOW, val)
520#define bfin_read_USB_DMA1COUNTHIGH() bfin_read16(USB_DMA1COUNTHIGH)
521#define bfin_write_USB_DMA1COUNTHIGH(val) bfin_write16(USB_DMA1COUNTHIGH, val)
522
523/* USB Channel 2 Config Registers */
524
525#define bfin_read_USB_DMA2CONTROL() bfin_read16(USB_DMA2CONTROL)
526#define bfin_write_USB_DMA2CONTROL(val) bfin_write16(USB_DMA2CONTROL, val)
527#define bfin_read_USB_DMA2ADDRLOW() bfin_read16(USB_DMA2ADDRLOW)
528#define bfin_write_USB_DMA2ADDRLOW(val) bfin_write16(USB_DMA2ADDRLOW, val)
529#define bfin_read_USB_DMA2ADDRHIGH() bfin_read16(USB_DMA2ADDRHIGH)
530#define bfin_write_USB_DMA2ADDRHIGH(val) bfin_write16(USB_DMA2ADDRHIGH, val)
531#define bfin_read_USB_DMA2COUNTLOW() bfin_read16(USB_DMA2COUNTLOW)
532#define bfin_write_USB_DMA2COUNTLOW(val) bfin_write16(USB_DMA2COUNTLOW, val)
533#define bfin_read_USB_DMA2COUNTHIGH() bfin_read16(USB_DMA2COUNTHIGH)
534#define bfin_write_USB_DMA2COUNTHIGH(val) bfin_write16(USB_DMA2COUNTHIGH, val)
535
536/* USB Channel 3 Config Registers */
537
538#define bfin_read_USB_DMA3CONTROL() bfin_read16(USB_DMA3CONTROL)
539#define bfin_write_USB_DMA3CONTROL(val) bfin_write16(USB_DMA3CONTROL, val)
540#define bfin_read_USB_DMA3ADDRLOW() bfin_read16(USB_DMA3ADDRLOW)
541#define bfin_write_USB_DMA3ADDRLOW(val) bfin_write16(USB_DMA3ADDRLOW, val)
542#define bfin_read_USB_DMA3ADDRHIGH() bfin_read16(USB_DMA3ADDRHIGH)
543#define bfin_write_USB_DMA3ADDRHIGH(val) bfin_write16(USB_DMA3ADDRHIGH, val)
544#define bfin_read_USB_DMA3COUNTLOW() bfin_read16(USB_DMA3COUNTLOW)
545#define bfin_write_USB_DMA3COUNTLOW(val) bfin_write16(USB_DMA3COUNTLOW, val)
546#define bfin_read_USB_DMA3COUNTHIGH() bfin_read16(USB_DMA3COUNTHIGH)
547#define bfin_write_USB_DMA3COUNTHIGH(val) bfin_write16(USB_DMA3COUNTHIGH, val)
548
549/* USB Channel 4 Config Registers */
550
551#define bfin_read_USB_DMA4CONTROL() bfin_read16(USB_DMA4CONTROL)
552#define bfin_write_USB_DMA4CONTROL(val) bfin_write16(USB_DMA4CONTROL, val)
553#define bfin_read_USB_DMA4ADDRLOW() bfin_read16(USB_DMA4ADDRLOW)
554#define bfin_write_USB_DMA4ADDRLOW(val) bfin_write16(USB_DMA4ADDRLOW, val)
555#define bfin_read_USB_DMA4ADDRHIGH() bfin_read16(USB_DMA4ADDRHIGH)
556#define bfin_write_USB_DMA4ADDRHIGH(val) bfin_write16(USB_DMA4ADDRHIGH, val)
557#define bfin_read_USB_DMA4COUNTLOW() bfin_read16(USB_DMA4COUNTLOW)
558#define bfin_write_USB_DMA4COUNTLOW(val) bfin_write16(USB_DMA4COUNTLOW, val)
559#define bfin_read_USB_DMA4COUNTHIGH() bfin_read16(USB_DMA4COUNTHIGH)
560#define bfin_write_USB_DMA4COUNTHIGH(val) bfin_write16(USB_DMA4COUNTHIGH, val)
561
562/* USB Channel 5 Config Registers */
563
564#define bfin_read_USB_DMA5CONTROL() bfin_read16(USB_DMA5CONTROL)
565#define bfin_write_USB_DMA5CONTROL(val) bfin_write16(USB_DMA5CONTROL, val)
566#define bfin_read_USB_DMA5ADDRLOW() bfin_read16(USB_DMA5ADDRLOW)
567#define bfin_write_USB_DMA5ADDRLOW(val) bfin_write16(USB_DMA5ADDRLOW, val)
568#define bfin_read_USB_DMA5ADDRHIGH() bfin_read16(USB_DMA5ADDRHIGH)
569#define bfin_write_USB_DMA5ADDRHIGH(val) bfin_write16(USB_DMA5ADDRHIGH, val)
570#define bfin_read_USB_DMA5COUNTLOW() bfin_read16(USB_DMA5COUNTLOW)
571#define bfin_write_USB_DMA5COUNTLOW(val) bfin_write16(USB_DMA5COUNTLOW, val)
572#define bfin_read_USB_DMA5COUNTHIGH() bfin_read16(USB_DMA5COUNTHIGH)
573#define bfin_write_USB_DMA5COUNTHIGH(val) bfin_write16(USB_DMA5COUNTHIGH, val)
574
575/* USB Channel 6 Config Registers */
576
577#define bfin_read_USB_DMA6CONTROL() bfin_read16(USB_DMA6CONTROL)
578#define bfin_write_USB_DMA6CONTROL(val) bfin_write16(USB_DMA6CONTROL, val)
579#define bfin_read_USB_DMA6ADDRLOW() bfin_read16(USB_DMA6ADDRLOW)
580#define bfin_write_USB_DMA6ADDRLOW(val) bfin_write16(USB_DMA6ADDRLOW, val)
581#define bfin_read_USB_DMA6ADDRHIGH() bfin_read16(USB_DMA6ADDRHIGH)
582#define bfin_write_USB_DMA6ADDRHIGH(val) bfin_write16(USB_DMA6ADDRHIGH, val)
583#define bfin_read_USB_DMA6COUNTLOW() bfin_read16(USB_DMA6COUNTLOW)
584#define bfin_write_USB_DMA6COUNTLOW(val) bfin_write16(USB_DMA6COUNTLOW, val)
585#define bfin_read_USB_DMA6COUNTHIGH() bfin_read16(USB_DMA6COUNTHIGH)
586#define bfin_write_USB_DMA6COUNTHIGH(val) bfin_write16(USB_DMA6COUNTHIGH, val)
587
588/* USB Channel 7 Config Registers */
589
590#define bfin_read_USB_DMA7CONTROL() bfin_read16(USB_DMA7CONTROL)
591#define bfin_write_USB_DMA7CONTROL(val) bfin_write16(USB_DMA7CONTROL, val)
592#define bfin_read_USB_DMA7ADDRLOW() bfin_read16(USB_DMA7ADDRLOW)
593#define bfin_write_USB_DMA7ADDRLOW(val) bfin_write16(USB_DMA7ADDRLOW, val)
594#define bfin_read_USB_DMA7ADDRHIGH() bfin_read16(USB_DMA7ADDRHIGH)
595#define bfin_write_USB_DMA7ADDRHIGH(val) bfin_write16(USB_DMA7ADDRHIGH, val)
596#define bfin_read_USB_DMA7COUNTLOW() bfin_read16(USB_DMA7COUNTLOW)
597#define bfin_write_USB_DMA7COUNTLOW(val) bfin_write16(USB_DMA7COUNTLOW, val)
598#define bfin_read_USB_DMA7COUNTHIGH() bfin_read16(USB_DMA7COUNTHIGH)
599#define bfin_write_USB_DMA7COUNTHIGH(val) bfin_write16(USB_DMA7COUNTHIGH, val)
600
601#endif /* _CDEF_BF527_H */ 181#endif /* _CDEF_BF527_H */
diff --git a/arch/blackfin/mach-bf527/include/mach/defBF525.h b/arch/blackfin/mach-bf527/include/mach/defBF525.h
index 82abefc1ef6c..c136f7032962 100644
--- a/arch/blackfin/mach-bf527/include/mach/defBF525.h
+++ b/arch/blackfin/mach-bf527/include/mach/defBF525.h
@@ -7,15 +7,8 @@
7#ifndef _DEF_BF525_H 7#ifndef _DEF_BF525_H
8#define _DEF_BF525_H 8#define _DEF_BF525_H
9 9
10/* Include all Core registers and bit definitions */ 10/* BF525 is BF522 + USB */
11#include <asm/def_LPBlackfin.h> 11#include "defBF522.h"
12
13/* SYSTEM & MMR ADDRESS DEFINITIONS FOR ADSP-BF525 */
14
15/* Include defBF52x_base.h for the set of #defines that are common to all ADSP-BF52x processors */
16#include "defBF52x_base.h"
17
18/* The following are the #defines needed by ADSP-BF525 that are not in the common header */
19 12
20/* USB Control Registers */ 13/* USB Control Registers */
21 14
diff --git a/arch/blackfin/mach-bf527/include/mach/defBF527.h b/arch/blackfin/mach-bf527/include/mach/defBF527.h
index 570a125df025..4dd58fb33156 100644
--- a/arch/blackfin/mach-bf527/include/mach/defBF527.h
+++ b/arch/blackfin/mach-bf527/include/mach/defBF527.h
@@ -7,15 +7,9 @@
7#ifndef _DEF_BF527_H 7#ifndef _DEF_BF527_H
8#define _DEF_BF527_H 8#define _DEF_BF527_H
9 9
10/* Include all Core registers and bit definitions */ 10/* BF527 is BF525 + EMAC */
11#include <asm/def_LPBlackfin.h> 11#include "defBF525.h"
12 12
13/* SYSTEM & MMR ADDRESS DEFINITIONS FOR ADSP-BF527 */
14
15/* Include defBF52x_base.h for the set of #defines that are common to all ADSP-BF52x processors */
16#include "defBF52x_base.h"
17
18/* The following are the #defines needed by ADSP-BF527 that are not in the common header */
19/* 10/100 Ethernet Controller (0xFFC03000 - 0xFFC031FF) */ 13/* 10/100 Ethernet Controller (0xFFC03000 - 0xFFC031FF) */
20 14
21#define EMAC_OPMODE 0xFFC03000 /* Operating Mode Register */ 15#define EMAC_OPMODE 0xFFC03000 /* Operating Mode Register */
@@ -394,673 +388,4 @@
394#define TX_GE1024_CNT 0x00200000 /* 1024-Max-Byte TX Frames Sent */ 388#define TX_GE1024_CNT 0x00200000 /* 1024-Max-Byte TX Frames Sent */
395#define TX_ABORT_CNT 0x00400000 /* TX Frames Aborted */ 389#define TX_ABORT_CNT 0x00400000 /* TX Frames Aborted */
396 390
397/* USB Control Registers */
398
399#define USB_FADDR 0xffc03800 /* Function address register */
400#define USB_POWER 0xffc03804 /* Power management register */
401#define USB_INTRTX 0xffc03808 /* Interrupt register for endpoint 0 and Tx endpoint 1 to 7 */
402#define USB_INTRRX 0xffc0380c /* Interrupt register for Rx endpoints 1 to 7 */
403#define USB_INTRTXE 0xffc03810 /* Interrupt enable register for IntrTx */
404#define USB_INTRRXE 0xffc03814 /* Interrupt enable register for IntrRx */
405#define USB_INTRUSB 0xffc03818 /* Interrupt register for common USB interrupts */
406#define USB_INTRUSBE 0xffc0381c /* Interrupt enable register for IntrUSB */
407#define USB_FRAME 0xffc03820 /* USB frame number */
408#define USB_INDEX 0xffc03824 /* Index register for selecting the indexed endpoint registers */
409#define USB_TESTMODE 0xffc03828 /* Enabled USB 20 test modes */
410#define USB_GLOBINTR 0xffc0382c /* Global Interrupt Mask register and Wakeup Exception Interrupt */
411#define USB_GLOBAL_CTL 0xffc03830 /* Global Clock Control for the core */
412
413/* USB Packet Control Registers */
414
415#define USB_TX_MAX_PACKET 0xffc03840 /* Maximum packet size for Host Tx endpoint */
416#define USB_CSR0 0xffc03844 /* Control Status register for endpoint 0 and Control Status register for Host Tx endpoint */
417#define USB_TXCSR 0xffc03844 /* Control Status register for endpoint 0 and Control Status register for Host Tx endpoint */
418#define USB_RX_MAX_PACKET 0xffc03848 /* Maximum packet size for Host Rx endpoint */
419#define USB_RXCSR 0xffc0384c /* Control Status register for Host Rx endpoint */
420#define USB_COUNT0 0xffc03850 /* Number of bytes received in endpoint 0 FIFO and Number of bytes received in Host Tx endpoint */
421#define USB_RXCOUNT 0xffc03850 /* Number of bytes received in endpoint 0 FIFO and Number of bytes received in Host Tx endpoint */
422#define USB_TXTYPE 0xffc03854 /* Sets the transaction protocol and peripheral endpoint number for the Host Tx endpoint */
423#define USB_NAKLIMIT0 0xffc03858 /* Sets the NAK response timeout on Endpoint 0 and on Bulk transfers for Host Tx endpoint */
424#define USB_TXINTERVAL 0xffc03858 /* Sets the NAK response timeout on Endpoint 0 and on Bulk transfers for Host Tx endpoint */
425#define USB_RXTYPE 0xffc0385c /* Sets the transaction protocol and peripheral endpoint number for the Host Rx endpoint */
426#define USB_RXINTERVAL 0xffc03860 /* Sets the polling interval for Interrupt and Isochronous transfers or the NAK response timeout on Bulk transfers */
427#define USB_TXCOUNT 0xffc03868 /* Number of bytes to be written to the selected endpoint Tx FIFO */
428
429/* USB Endpoint FIFO Registers */
430
431#define USB_EP0_FIFO 0xffc03880 /* Endpoint 0 FIFO */
432#define USB_EP1_FIFO 0xffc03888 /* Endpoint 1 FIFO */
433#define USB_EP2_FIFO 0xffc03890 /* Endpoint 2 FIFO */
434#define USB_EP3_FIFO 0xffc03898 /* Endpoint 3 FIFO */
435#define USB_EP4_FIFO 0xffc038a0 /* Endpoint 4 FIFO */
436#define USB_EP5_FIFO 0xffc038a8 /* Endpoint 5 FIFO */
437#define USB_EP6_FIFO 0xffc038b0 /* Endpoint 6 FIFO */
438#define USB_EP7_FIFO 0xffc038b8 /* Endpoint 7 FIFO */
439
440/* USB OTG Control Registers */
441
442#define USB_OTG_DEV_CTL 0xffc03900 /* OTG Device Control Register */
443#define USB_OTG_VBUS_IRQ 0xffc03904 /* OTG VBUS Control Interrupts */
444#define USB_OTG_VBUS_MASK 0xffc03908 /* VBUS Control Interrupt Enable */
445
446/* USB Phy Control Registers */
447
448#define USB_LINKINFO 0xffc03948 /* Enables programming of some PHY-side delays */
449#define USB_VPLEN 0xffc0394c /* Determines duration of VBUS pulse for VBUS charging */
450#define USB_HS_EOF1 0xffc03950 /* Time buffer for High-Speed transactions */
451#define USB_FS_EOF1 0xffc03954 /* Time buffer for Full-Speed transactions */
452#define USB_LS_EOF1 0xffc03958 /* Time buffer for Low-Speed transactions */
453
454/* (APHY_CNTRL is for ADI usage only) */
455
456#define USB_APHY_CNTRL 0xffc039e0 /* Register that increases visibility of Analog PHY */
457
458/* (APHY_CALIB is for ADI usage only) */
459
460#define USB_APHY_CALIB 0xffc039e4 /* Register used to set some calibration values */
461
462#define USB_APHY_CNTRL2 0xffc039e8 /* Register used to prevent re-enumeration once Moab goes into hibernate mode */
463
464/* (PHY_TEST is for ADI usage only) */
465
466#define USB_PHY_TEST 0xffc039ec /* Used for reducing simulation time and simplifies FIFO testability */
467
468#define USB_PLLOSC_CTRL 0xffc039f0 /* Used to program different parameters for USB PLL and Oscillator */
469#define USB_SRP_CLKDIV 0xffc039f4 /* Used to program clock divide value for the clock fed to the SRP detection logic */
470
471/* USB Endpoint 0 Control Registers */
472
473#define USB_EP_NI0_TXMAXP 0xffc03a00 /* Maximum packet size for Host Tx endpoint0 */
474#define USB_EP_NI0_TXCSR 0xffc03a04 /* Control Status register for endpoint 0 */
475#define USB_EP_NI0_RXMAXP 0xffc03a08 /* Maximum packet size for Host Rx endpoint0 */
476#define USB_EP_NI0_RXCSR 0xffc03a0c /* Control Status register for Host Rx endpoint0 */
477#define USB_EP_NI0_RXCOUNT 0xffc03a10 /* Number of bytes received in endpoint 0 FIFO */
478#define USB_EP_NI0_TXTYPE 0xffc03a14 /* Sets the transaction protocol and peripheral endpoint number for the Host Tx endpoint0 */
479#define USB_EP_NI0_TXINTERVAL 0xffc03a18 /* Sets the NAK response timeout on Endpoint 0 */
480#define USB_EP_NI0_RXTYPE 0xffc03a1c /* Sets the transaction protocol and peripheral endpoint number for the Host Rx endpoint0 */
481#define USB_EP_NI0_RXINTERVAL 0xffc03a20 /* Sets the polling interval for Interrupt/Isochronous transfers or the NAK response timeout on Bulk transfers for Host Rx endpoint0 */
482#define USB_EP_NI0_TXCOUNT 0xffc03a28 /* Number of bytes to be written to the endpoint0 Tx FIFO */
483
484/* USB Endpoint 1 Control Registers */
485
486#define USB_EP_NI1_TXMAXP 0xffc03a40 /* Maximum packet size for Host Tx endpoint1 */
487#define USB_EP_NI1_TXCSR 0xffc03a44 /* Control Status register for endpoint1 */
488#define USB_EP_NI1_RXMAXP 0xffc03a48 /* Maximum packet size for Host Rx endpoint1 */
489#define USB_EP_NI1_RXCSR 0xffc03a4c /* Control Status register for Host Rx endpoint1 */
490#define USB_EP_NI1_RXCOUNT 0xffc03a50 /* Number of bytes received in endpoint1 FIFO */
491#define USB_EP_NI1_TXTYPE 0xffc03a54 /* Sets the transaction protocol and peripheral endpoint number for the Host Tx endpoint1 */
492#define USB_EP_NI1_TXINTERVAL 0xffc03a58 /* Sets the NAK response timeout on Endpoint1 */
493#define USB_EP_NI1_RXTYPE 0xffc03a5c /* Sets the transaction protocol and peripheral endpoint number for the Host Rx endpoint1 */
494#define USB_EP_NI1_RXINTERVAL 0xffc03a60 /* Sets the polling interval for Interrupt/Isochronous transfers or the NAK response timeout on Bulk transfers for Host Rx endpoint1 */
495#define USB_EP_NI1_TXCOUNT 0xffc03a68 /* Number of bytes to be written to the+H102 endpoint1 Tx FIFO */
496
497/* USB Endpoint 2 Control Registers */
498
499#define USB_EP_NI2_TXMAXP 0xffc03a80 /* Maximum packet size for Host Tx endpoint2 */
500#define USB_EP_NI2_TXCSR 0xffc03a84 /* Control Status register for endpoint2 */
501#define USB_EP_NI2_RXMAXP 0xffc03a88 /* Maximum packet size for Host Rx endpoint2 */
502#define USB_EP_NI2_RXCSR 0xffc03a8c /* Control Status register for Host Rx endpoint2 */
503#define USB_EP_NI2_RXCOUNT 0xffc03a90 /* Number of bytes received in endpoint2 FIFO */
504#define USB_EP_NI2_TXTYPE 0xffc03a94 /* Sets the transaction protocol and peripheral endpoint number for the Host Tx endpoint2 */
505#define USB_EP_NI2_TXINTERVAL 0xffc03a98 /* Sets the NAK response timeout on Endpoint2 */
506#define USB_EP_NI2_RXTYPE 0xffc03a9c /* Sets the transaction protocol and peripheral endpoint number for the Host Rx endpoint2 */
507#define USB_EP_NI2_RXINTERVAL 0xffc03aa0 /* Sets the polling interval for Interrupt/Isochronous transfers or the NAK response timeout on Bulk transfers for Host Rx endpoint2 */
508#define USB_EP_NI2_TXCOUNT 0xffc03aa8 /* Number of bytes to be written to the endpoint2 Tx FIFO */
509
510/* USB Endpoint 3 Control Registers */
511
512#define USB_EP_NI3_TXMAXP 0xffc03ac0 /* Maximum packet size for Host Tx endpoint3 */
513#define USB_EP_NI3_TXCSR 0xffc03ac4 /* Control Status register for endpoint3 */
514#define USB_EP_NI3_RXMAXP 0xffc03ac8 /* Maximum packet size for Host Rx endpoint3 */
515#define USB_EP_NI3_RXCSR 0xffc03acc /* Control Status register for Host Rx endpoint3 */
516#define USB_EP_NI3_RXCOUNT 0xffc03ad0 /* Number of bytes received in endpoint3 FIFO */
517#define USB_EP_NI3_TXTYPE 0xffc03ad4 /* Sets the transaction protocol and peripheral endpoint number for the Host Tx endpoint3 */
518#define USB_EP_NI3_TXINTERVAL 0xffc03ad8 /* Sets the NAK response timeout on Endpoint3 */
519#define USB_EP_NI3_RXTYPE 0xffc03adc /* Sets the transaction protocol and peripheral endpoint number for the Host Rx endpoint3 */
520#define USB_EP_NI3_RXINTERVAL 0xffc03ae0 /* Sets the polling interval for Interrupt/Isochronous transfers or the NAK response timeout on Bulk transfers for Host Rx endpoint3 */
521#define USB_EP_NI3_TXCOUNT 0xffc03ae8 /* Number of bytes to be written to the H124endpoint3 Tx FIFO */
522
523/* USB Endpoint 4 Control Registers */
524
525#define USB_EP_NI4_TXMAXP 0xffc03b00 /* Maximum packet size for Host Tx endpoint4 */
526#define USB_EP_NI4_TXCSR 0xffc03b04 /* Control Status register for endpoint4 */
527#define USB_EP_NI4_RXMAXP 0xffc03b08 /* Maximum packet size for Host Rx endpoint4 */
528#define USB_EP_NI4_RXCSR 0xffc03b0c /* Control Status register for Host Rx endpoint4 */
529#define USB_EP_NI4_RXCOUNT 0xffc03b10 /* Number of bytes received in endpoint4 FIFO */
530#define USB_EP_NI4_TXTYPE 0xffc03b14 /* Sets the transaction protocol and peripheral endpoint number for the Host Tx endpoint4 */
531#define USB_EP_NI4_TXINTERVAL 0xffc03b18 /* Sets the NAK response timeout on Endpoint4 */
532#define USB_EP_NI4_RXTYPE 0xffc03b1c /* Sets the transaction protocol and peripheral endpoint number for the Host Rx endpoint4 */
533#define USB_EP_NI4_RXINTERVAL 0xffc03b20 /* Sets the polling interval for Interrupt/Isochronous transfers or the NAK response timeout on Bulk transfers for Host Rx endpoint4 */
534#define USB_EP_NI4_TXCOUNT 0xffc03b28 /* Number of bytes to be written to the endpoint4 Tx FIFO */
535
536/* USB Endpoint 5 Control Registers */
537
538#define USB_EP_NI5_TXMAXP 0xffc03b40 /* Maximum packet size for Host Tx endpoint5 */
539#define USB_EP_NI5_TXCSR 0xffc03b44 /* Control Status register for endpoint5 */
540#define USB_EP_NI5_RXMAXP 0xffc03b48 /* Maximum packet size for Host Rx endpoint5 */
541#define USB_EP_NI5_RXCSR 0xffc03b4c /* Control Status register for Host Rx endpoint5 */
542#define USB_EP_NI5_RXCOUNT 0xffc03b50 /* Number of bytes received in endpoint5 FIFO */
543#define USB_EP_NI5_TXTYPE 0xffc03b54 /* Sets the transaction protocol and peripheral endpoint number for the Host Tx endpoint5 */
544#define USB_EP_NI5_TXINTERVAL 0xffc03b58 /* Sets the NAK response timeout on Endpoint5 */
545#define USB_EP_NI5_RXTYPE 0xffc03b5c /* Sets the transaction protocol and peripheral endpoint number for the Host Rx endpoint5 */
546#define USB_EP_NI5_RXINTERVAL 0xffc03b60 /* Sets the polling interval for Interrupt/Isochronous transfers or the NAK response timeout on Bulk transfers for Host Rx endpoint5 */
547#define USB_EP_NI5_TXCOUNT 0xffc03b68 /* Number of bytes to be written to the endpoint5 Tx FIFO */
548
549/* USB Endpoint 6 Control Registers */
550
551#define USB_EP_NI6_TXMAXP 0xffc03b80 /* Maximum packet size for Host Tx endpoint6 */
552#define USB_EP_NI6_TXCSR 0xffc03b84 /* Control Status register for endpoint6 */
553#define USB_EP_NI6_RXMAXP 0xffc03b88 /* Maximum packet size for Host Rx endpoint6 */
554#define USB_EP_NI6_RXCSR 0xffc03b8c /* Control Status register for Host Rx endpoint6 */
555#define USB_EP_NI6_RXCOUNT 0xffc03b90 /* Number of bytes received in endpoint6 FIFO */
556#define USB_EP_NI6_TXTYPE 0xffc03b94 /* Sets the transaction protocol and peripheral endpoint number for the Host Tx endpoint6 */
557#define USB_EP_NI6_TXINTERVAL 0xffc03b98 /* Sets the NAK response timeout on Endpoint6 */
558#define USB_EP_NI6_RXTYPE 0xffc03b9c /* Sets the transaction protocol and peripheral endpoint number for the Host Rx endpoint6 */
559#define USB_EP_NI6_RXINTERVAL 0xffc03ba0 /* Sets the polling interval for Interrupt/Isochronous transfers or the NAK response timeout on Bulk transfers for Host Rx endpoint6 */
560#define USB_EP_NI6_TXCOUNT 0xffc03ba8 /* Number of bytes to be written to the endpoint6 Tx FIFO */
561
562/* USB Endpoint 7 Control Registers */
563
564#define USB_EP_NI7_TXMAXP 0xffc03bc0 /* Maximum packet size for Host Tx endpoint7 */
565#define USB_EP_NI7_TXCSR 0xffc03bc4 /* Control Status register for endpoint7 */
566#define USB_EP_NI7_RXMAXP 0xffc03bc8 /* Maximum packet size for Host Rx endpoint7 */
567#define USB_EP_NI7_RXCSR 0xffc03bcc /* Control Status register for Host Rx endpoint7 */
568#define USB_EP_NI7_RXCOUNT 0xffc03bd0 /* Number of bytes received in endpoint7 FIFO */
569#define USB_EP_NI7_TXTYPE 0xffc03bd4 /* Sets the transaction protocol and peripheral endpoint number for the Host Tx endpoint7 */
570#define USB_EP_NI7_TXINTERVAL 0xffc03bd8 /* Sets the NAK response timeout on Endpoint7 */
571#define USB_EP_NI7_RXTYPE 0xffc03bdc /* Sets the transaction protocol and peripheral endpoint number for the Host Rx endpoint7 */
572#define USB_EP_NI7_RXINTERVAL 0xffc03bf0 /* Sets the polling interval for Interrupt/Isochronous transfers or the NAK response timeout on Bulk transfers for Host Rx endpoint7 */
573#define USB_EP_NI7_TXCOUNT 0xffc03bf8 /* Number of bytes to be written to the endpoint7 Tx FIFO */
574
575#define USB_DMA_INTERRUPT 0xffc03c00 /* Indicates pending interrupts for the DMA channels */
576
577/* USB Channel 0 Config Registers */
578
579#define USB_DMA0CONTROL 0xffc03c04 /* DMA master channel 0 configuration */
580#define USB_DMA0ADDRLOW 0xffc03c08 /* Lower 16-bits of memory source/destination address for DMA master channel 0 */
581#define USB_DMA0ADDRHIGH 0xffc03c0c /* Upper 16-bits of memory source/destination address for DMA master channel 0 */
582#define USB_DMA0COUNTLOW 0xffc03c10 /* Lower 16-bits of byte count of DMA transfer for DMA master channel 0 */
583#define USB_DMA0COUNTHIGH 0xffc03c14 /* Upper 16-bits of byte count of DMA transfer for DMA master channel 0 */
584
585/* USB Channel 1 Config Registers */
586
587#define USB_DMA1CONTROL 0xffc03c24 /* DMA master channel 1 configuration */
588#define USB_DMA1ADDRLOW 0xffc03c28 /* Lower 16-bits of memory source/destination address for DMA master channel 1 */
589#define USB_DMA1ADDRHIGH 0xffc03c2c /* Upper 16-bits of memory source/destination address for DMA master channel 1 */
590#define USB_DMA1COUNTLOW 0xffc03c30 /* Lower 16-bits of byte count of DMA transfer for DMA master channel 1 */
591#define USB_DMA1COUNTHIGH 0xffc03c34 /* Upper 16-bits of byte count of DMA transfer for DMA master channel 1 */
592
593/* USB Channel 2 Config Registers */
594
595#define USB_DMA2CONTROL 0xffc03c44 /* DMA master channel 2 configuration */
596#define USB_DMA2ADDRLOW 0xffc03c48 /* Lower 16-bits of memory source/destination address for DMA master channel 2 */
597#define USB_DMA2ADDRHIGH 0xffc03c4c /* Upper 16-bits of memory source/destination address for DMA master channel 2 */
598#define USB_DMA2COUNTLOW 0xffc03c50 /* Lower 16-bits of byte count of DMA transfer for DMA master channel 2 */
599#define USB_DMA2COUNTHIGH 0xffc03c54 /* Upper 16-bits of byte count of DMA transfer for DMA master channel 2 */
600
601/* USB Channel 3 Config Registers */
602
603#define USB_DMA3CONTROL 0xffc03c64 /* DMA master channel 3 configuration */
604#define USB_DMA3ADDRLOW 0xffc03c68 /* Lower 16-bits of memory source/destination address for DMA master channel 3 */
605#define USB_DMA3ADDRHIGH 0xffc03c6c /* Upper 16-bits of memory source/destination address for DMA master channel 3 */
606#define USB_DMA3COUNTLOW 0xffc03c70 /* Lower 16-bits of byte count of DMA transfer for DMA master channel 3 */
607#define USB_DMA3COUNTHIGH 0xffc03c74 /* Upper 16-bits of byte count of DMA transfer for DMA master channel 3 */
608
609/* USB Channel 4 Config Registers */
610
611#define USB_DMA4CONTROL 0xffc03c84 /* DMA master channel 4 configuration */
612#define USB_DMA4ADDRLOW 0xffc03c88 /* Lower 16-bits of memory source/destination address for DMA master channel 4 */
613#define USB_DMA4ADDRHIGH 0xffc03c8c /* Upper 16-bits of memory source/destination address for DMA master channel 4 */
614#define USB_DMA4COUNTLOW 0xffc03c90 /* Lower 16-bits of byte count of DMA transfer for DMA master channel 4 */
615#define USB_DMA4COUNTHIGH 0xffc03c94 /* Upper 16-bits of byte count of DMA transfer for DMA master channel 4 */
616
617/* USB Channel 5 Config Registers */
618
619#define USB_DMA5CONTROL 0xffc03ca4 /* DMA master channel 5 configuration */
620#define USB_DMA5ADDRLOW 0xffc03ca8 /* Lower 16-bits of memory source/destination address for DMA master channel 5 */
621#define USB_DMA5ADDRHIGH 0xffc03cac /* Upper 16-bits of memory source/destination address for DMA master channel 5 */
622#define USB_DMA5COUNTLOW 0xffc03cb0 /* Lower 16-bits of byte count of DMA transfer for DMA master channel 5 */
623#define USB_DMA5COUNTHIGH 0xffc03cb4 /* Upper 16-bits of byte count of DMA transfer for DMA master channel 5 */
624
625/* USB Channel 6 Config Registers */
626
627#define USB_DMA6CONTROL 0xffc03cc4 /* DMA master channel 6 configuration */
628#define USB_DMA6ADDRLOW 0xffc03cc8 /* Lower 16-bits of memory source/destination address for DMA master channel 6 */
629#define USB_DMA6ADDRHIGH 0xffc03ccc /* Upper 16-bits of memory source/destination address for DMA master channel 6 */
630#define USB_DMA6COUNTLOW 0xffc03cd0 /* Lower 16-bits of byte count of DMA transfer for DMA master channel 6 */
631#define USB_DMA6COUNTHIGH 0xffc03cd4 /* Upper 16-bits of byte count of DMA transfer for DMA master channel 6 */
632
633/* USB Channel 7 Config Registers */
634
635#define USB_DMA7CONTROL 0xffc03ce4 /* DMA master channel 7 configuration */
636#define USB_DMA7ADDRLOW 0xffc03ce8 /* Lower 16-bits of memory source/destination address for DMA master channel 7 */
637#define USB_DMA7ADDRHIGH 0xffc03cec /* Upper 16-bits of memory source/destination address for DMA master channel 7 */
638#define USB_DMA7COUNTLOW 0xffc03cf0 /* Lower 16-bits of byte count of DMA transfer for DMA master channel 7 */
639#define USB_DMA7COUNTHIGH 0xffc03cf4 /* Upper 16-bits of byte count of DMA transfer for DMA master channel 7 */
640
641/* Bit masks for USB_FADDR */
642
643#define FUNCTION_ADDRESS 0x7f /* Function address */
644
645/* Bit masks for USB_POWER */
646
647#define ENABLE_SUSPENDM 0x1 /* enable SuspendM output */
648#define nENABLE_SUSPENDM 0x0
649#define SUSPEND_MODE 0x2 /* Suspend Mode indicator */
650#define nSUSPEND_MODE 0x0
651#define RESUME_MODE 0x4 /* DMA Mode */
652#define nRESUME_MODE 0x0
653#define RESET 0x8 /* Reset indicator */
654#define nRESET 0x0
655#define HS_MODE 0x10 /* High Speed mode indicator */
656#define nHS_MODE 0x0
657#define HS_ENABLE 0x20 /* high Speed Enable */
658#define nHS_ENABLE 0x0
659#define SOFT_CONN 0x40 /* Soft connect */
660#define nSOFT_CONN 0x0
661#define ISO_UPDATE 0x80 /* Isochronous update */
662#define nISO_UPDATE 0x0
663
664/* Bit masks for USB_INTRTX */
665
666#define EP0_TX 0x1 /* Tx Endpoint 0 interrupt */
667#define nEP0_TX 0x0
668#define EP1_TX 0x2 /* Tx Endpoint 1 interrupt */
669#define nEP1_TX 0x0
670#define EP2_TX 0x4 /* Tx Endpoint 2 interrupt */
671#define nEP2_TX 0x0
672#define EP3_TX 0x8 /* Tx Endpoint 3 interrupt */
673#define nEP3_TX 0x0
674#define EP4_TX 0x10 /* Tx Endpoint 4 interrupt */
675#define nEP4_TX 0x0
676#define EP5_TX 0x20 /* Tx Endpoint 5 interrupt */
677#define nEP5_TX 0x0
678#define EP6_TX 0x40 /* Tx Endpoint 6 interrupt */
679#define nEP6_TX 0x0
680#define EP7_TX 0x80 /* Tx Endpoint 7 interrupt */
681#define nEP7_TX 0x0
682
683/* Bit masks for USB_INTRRX */
684
685#define EP1_RX 0x2 /* Rx Endpoint 1 interrupt */
686#define nEP1_RX 0x0
687#define EP2_RX 0x4 /* Rx Endpoint 2 interrupt */
688#define nEP2_RX 0x0
689#define EP3_RX 0x8 /* Rx Endpoint 3 interrupt */
690#define nEP3_RX 0x0
691#define EP4_RX 0x10 /* Rx Endpoint 4 interrupt */
692#define nEP4_RX 0x0
693#define EP5_RX 0x20 /* Rx Endpoint 5 interrupt */
694#define nEP5_RX 0x0
695#define EP6_RX 0x40 /* Rx Endpoint 6 interrupt */
696#define nEP6_RX 0x0
697#define EP7_RX 0x80 /* Rx Endpoint 7 interrupt */
698#define nEP7_RX 0x0
699
700/* Bit masks for USB_INTRTXE */
701
702#define EP0_TX_E 0x1 /* Endpoint 0 interrupt Enable */
703#define nEP0_TX_E 0x0
704#define EP1_TX_E 0x2 /* Tx Endpoint 1 interrupt Enable */
705#define nEP1_TX_E 0x0
706#define EP2_TX_E 0x4 /* Tx Endpoint 2 interrupt Enable */
707#define nEP2_TX_E 0x0
708#define EP3_TX_E 0x8 /* Tx Endpoint 3 interrupt Enable */
709#define nEP3_TX_E 0x0
710#define EP4_TX_E 0x10 /* Tx Endpoint 4 interrupt Enable */
711#define nEP4_TX_E 0x0
712#define EP5_TX_E 0x20 /* Tx Endpoint 5 interrupt Enable */
713#define nEP5_TX_E 0x0
714#define EP6_TX_E 0x40 /* Tx Endpoint 6 interrupt Enable */
715#define nEP6_TX_E 0x0
716#define EP7_TX_E 0x80 /* Tx Endpoint 7 interrupt Enable */
717#define nEP7_TX_E 0x0
718
719/* Bit masks for USB_INTRRXE */
720
721#define EP1_RX_E 0x2 /* Rx Endpoint 1 interrupt Enable */
722#define nEP1_RX_E 0x0
723#define EP2_RX_E 0x4 /* Rx Endpoint 2 interrupt Enable */
724#define nEP2_RX_E 0x0
725#define EP3_RX_E 0x8 /* Rx Endpoint 3 interrupt Enable */
726#define nEP3_RX_E 0x0
727#define EP4_RX_E 0x10 /* Rx Endpoint 4 interrupt Enable */
728#define nEP4_RX_E 0x0
729#define EP5_RX_E 0x20 /* Rx Endpoint 5 interrupt Enable */
730#define nEP5_RX_E 0x0
731#define EP6_RX_E 0x40 /* Rx Endpoint 6 interrupt Enable */
732#define nEP6_RX_E 0x0
733#define EP7_RX_E 0x80 /* Rx Endpoint 7 interrupt Enable */
734#define nEP7_RX_E 0x0
735
736/* Bit masks for USB_INTRUSB */
737
738#define SUSPEND_B 0x1 /* Suspend indicator */
739#define nSUSPEND_B 0x0
740#define RESUME_B 0x2 /* Resume indicator */
741#define nRESUME_B 0x0
742#define RESET_OR_BABLE_B 0x4 /* Reset/babble indicator */
743#define nRESET_OR_BABLE_B 0x0
744#define SOF_B 0x8 /* Start of frame */
745#define nSOF_B 0x0
746#define CONN_B 0x10 /* Connection indicator */
747#define nCONN_B 0x0
748#define DISCON_B 0x20 /* Disconnect indicator */
749#define nDISCON_B 0x0
750#define SESSION_REQ_B 0x40 /* Session Request */
751#define nSESSION_REQ_B 0x0
752#define VBUS_ERROR_B 0x80 /* Vbus threshold indicator */
753#define nVBUS_ERROR_B 0x0
754
755/* Bit masks for USB_INTRUSBE */
756
757#define SUSPEND_BE 0x1 /* Suspend indicator int enable */
758#define nSUSPEND_BE 0x0
759#define RESUME_BE 0x2 /* Resume indicator int enable */
760#define nRESUME_BE 0x0
761#define RESET_OR_BABLE_BE 0x4 /* Reset/babble indicator int enable */
762#define nRESET_OR_BABLE_BE 0x0
763#define SOF_BE 0x8 /* Start of frame int enable */
764#define nSOF_BE 0x0
765#define CONN_BE 0x10 /* Connection indicator int enable */
766#define nCONN_BE 0x0
767#define DISCON_BE 0x20 /* Disconnect indicator int enable */
768#define nDISCON_BE 0x0
769#define SESSION_REQ_BE 0x40 /* Session Request int enable */
770#define nSESSION_REQ_BE 0x0
771#define VBUS_ERROR_BE 0x80 /* Vbus threshold indicator int enable */
772#define nVBUS_ERROR_BE 0x0
773
774/* Bit masks for USB_FRAME */
775
776#define FRAME_NUMBER 0x7ff /* Frame number */
777
778/* Bit masks for USB_INDEX */
779
780#define SELECTED_ENDPOINT 0xf /* selected endpoint */
781
782/* Bit masks for USB_GLOBAL_CTL */
783
784#define GLOBAL_ENA 0x1 /* enables USB module */
785#define nGLOBAL_ENA 0x0
786#define EP1_TX_ENA 0x2 /* Transmit endpoint 1 enable */
787#define nEP1_TX_ENA 0x0
788#define EP2_TX_ENA 0x4 /* Transmit endpoint 2 enable */
789#define nEP2_TX_ENA 0x0
790#define EP3_TX_ENA 0x8 /* Transmit endpoint 3 enable */
791#define nEP3_TX_ENA 0x0
792#define EP4_TX_ENA 0x10 /* Transmit endpoint 4 enable */
793#define nEP4_TX_ENA 0x0
794#define EP5_TX_ENA 0x20 /* Transmit endpoint 5 enable */
795#define nEP5_TX_ENA 0x0
796#define EP6_TX_ENA 0x40 /* Transmit endpoint 6 enable */
797#define nEP6_TX_ENA 0x0
798#define EP7_TX_ENA 0x80 /* Transmit endpoint 7 enable */
799#define nEP7_TX_ENA 0x0
800#define EP1_RX_ENA 0x100 /* Receive endpoint 1 enable */
801#define nEP1_RX_ENA 0x0
802#define EP2_RX_ENA 0x200 /* Receive endpoint 2 enable */
803#define nEP2_RX_ENA 0x0
804#define EP3_RX_ENA 0x400 /* Receive endpoint 3 enable */
805#define nEP3_RX_ENA 0x0
806#define EP4_RX_ENA 0x800 /* Receive endpoint 4 enable */
807#define nEP4_RX_ENA 0x0
808#define EP5_RX_ENA 0x1000 /* Receive endpoint 5 enable */
809#define nEP5_RX_ENA 0x0
810#define EP6_RX_ENA 0x2000 /* Receive endpoint 6 enable */
811#define nEP6_RX_ENA 0x0
812#define EP7_RX_ENA 0x4000 /* Receive endpoint 7 enable */
813#define nEP7_RX_ENA 0x0
814
815/* Bit masks for USB_OTG_DEV_CTL */
816
817#define SESSION 0x1 /* session indicator */
818#define nSESSION 0x0
819#define HOST_REQ 0x2 /* Host negotiation request */
820#define nHOST_REQ 0x0
821#define HOST_MODE 0x4 /* indicates USBDRC is a host */
822#define nHOST_MODE 0x0
823#define VBUS0 0x8 /* Vbus level indicator[0] */
824#define nVBUS0 0x0
825#define VBUS1 0x10 /* Vbus level indicator[1] */
826#define nVBUS1 0x0
827#define LSDEV 0x20 /* Low-speed indicator */
828#define nLSDEV 0x0
829#define FSDEV 0x40 /* Full or High-speed indicator */
830#define nFSDEV 0x0
831#define B_DEVICE 0x80 /* A' or 'B' device indicator */
832#define nB_DEVICE 0x0
833
834/* Bit masks for USB_OTG_VBUS_IRQ */
835
836#define DRIVE_VBUS_ON 0x1 /* indicator to drive VBUS control circuit */
837#define nDRIVE_VBUS_ON 0x0
838#define DRIVE_VBUS_OFF 0x2 /* indicator to shut off charge pump */
839#define nDRIVE_VBUS_OFF 0x0
840#define CHRG_VBUS_START 0x4 /* indicator for external circuit to start charging VBUS */
841#define nCHRG_VBUS_START 0x0
842#define CHRG_VBUS_END 0x8 /* indicator for external circuit to end charging VBUS */
843#define nCHRG_VBUS_END 0x0
844#define DISCHRG_VBUS_START 0x10 /* indicator to start discharging VBUS */
845#define nDISCHRG_VBUS_START 0x0
846#define DISCHRG_VBUS_END 0x20 /* indicator to stop discharging VBUS */
847#define nDISCHRG_VBUS_END 0x0
848
849/* Bit masks for USB_OTG_VBUS_MASK */
850
851#define DRIVE_VBUS_ON_ENA 0x1 /* enable DRIVE_VBUS_ON interrupt */
852#define nDRIVE_VBUS_ON_ENA 0x0
853#define DRIVE_VBUS_OFF_ENA 0x2 /* enable DRIVE_VBUS_OFF interrupt */
854#define nDRIVE_VBUS_OFF_ENA 0x0
855#define CHRG_VBUS_START_ENA 0x4 /* enable CHRG_VBUS_START interrupt */
856#define nCHRG_VBUS_START_ENA 0x0
857#define CHRG_VBUS_END_ENA 0x8 /* enable CHRG_VBUS_END interrupt */
858#define nCHRG_VBUS_END_ENA 0x0
859#define DISCHRG_VBUS_START_ENA 0x10 /* enable DISCHRG_VBUS_START interrupt */
860#define nDISCHRG_VBUS_START_ENA 0x0
861#define DISCHRG_VBUS_END_ENA 0x20 /* enable DISCHRG_VBUS_END interrupt */
862#define nDISCHRG_VBUS_END_ENA 0x0
863
864/* Bit masks for USB_CSR0 */
865
866#define RXPKTRDY 0x1 /* data packet receive indicator */
867#define nRXPKTRDY 0x0
868#define TXPKTRDY 0x2 /* data packet in FIFO indicator */
869#define nTXPKTRDY 0x0
870#define STALL_SENT 0x4 /* STALL handshake sent */
871#define nSTALL_SENT 0x0
872#define DATAEND 0x8 /* Data end indicator */
873#define nDATAEND 0x0
874#define SETUPEND 0x10 /* Setup end */
875#define nSETUPEND 0x0
876#define SENDSTALL 0x20 /* Send STALL handshake */
877#define nSENDSTALL 0x0
878#define SERVICED_RXPKTRDY 0x40 /* used to clear the RxPktRdy bit */
879#define nSERVICED_RXPKTRDY 0x0
880#define SERVICED_SETUPEND 0x80 /* used to clear the SetupEnd bit */
881#define nSERVICED_SETUPEND 0x0
882#define FLUSHFIFO 0x100 /* flush endpoint FIFO */
883#define nFLUSHFIFO 0x0
884#define STALL_RECEIVED_H 0x4 /* STALL handshake received host mode */
885#define nSTALL_RECEIVED_H 0x0
886#define SETUPPKT_H 0x8 /* send Setup token host mode */
887#define nSETUPPKT_H 0x0
888#define ERROR_H 0x10 /* timeout error indicator host mode */
889#define nERROR_H 0x0
890#define REQPKT_H 0x20 /* Request an IN transaction host mode */
891#define nREQPKT_H 0x0
892#define STATUSPKT_H 0x40 /* Status stage transaction host mode */
893#define nSTATUSPKT_H 0x0
894#define NAK_TIMEOUT_H 0x80 /* EP0 halted after a NAK host mode */
895#define nNAK_TIMEOUT_H 0x0
896
897/* Bit masks for USB_COUNT0 */
898
899#define EP0_RX_COUNT 0x7f /* number of received bytes in EP0 FIFO */
900
901/* Bit masks for USB_NAKLIMIT0 */
902
903#define EP0_NAK_LIMIT 0x1f /* number of frames/micro frames after which EP0 timeouts */
904
905/* Bit masks for USB_TX_MAX_PACKET */
906
907#define MAX_PACKET_SIZE_T 0x7ff /* maximum data pay load in a frame */
908
909/* Bit masks for USB_RX_MAX_PACKET */
910
911#define MAX_PACKET_SIZE_R 0x7ff /* maximum data pay load in a frame */
912
913/* Bit masks for USB_TXCSR */
914
915#define TXPKTRDY_T 0x1 /* data packet in FIFO indicator */
916#define nTXPKTRDY_T 0x0
917#define FIFO_NOT_EMPTY_T 0x2 /* FIFO not empty */
918#define nFIFO_NOT_EMPTY_T 0x0
919#define UNDERRUN_T 0x4 /* TxPktRdy not set for an IN token */
920#define nUNDERRUN_T 0x0
921#define FLUSHFIFO_T 0x8 /* flush endpoint FIFO */
922#define nFLUSHFIFO_T 0x0
923#define STALL_SEND_T 0x10 /* issue a Stall handshake */
924#define nSTALL_SEND_T 0x0
925#define STALL_SENT_T 0x20 /* Stall handshake transmitted */
926#define nSTALL_SENT_T 0x0
927#define CLEAR_DATATOGGLE_T 0x40 /* clear endpoint data toggle */
928#define nCLEAR_DATATOGGLE_T 0x0
929#define INCOMPTX_T 0x80 /* indicates that a large packet is split */
930#define nINCOMPTX_T 0x0
931#define DMAREQMODE_T 0x400 /* DMA mode (0 or 1) selection */
932#define nDMAREQMODE_T 0x0
933#define FORCE_DATATOGGLE_T 0x800 /* Force data toggle */
934#define nFORCE_DATATOGGLE_T 0x0
935#define DMAREQ_ENA_T 0x1000 /* Enable DMA request for Tx EP */
936#define nDMAREQ_ENA_T 0x0
937#define ISO_T 0x4000 /* enable Isochronous transfers */
938#define nISO_T 0x0
939#define AUTOSET_T 0x8000 /* allows TxPktRdy to be set automatically */
940#define nAUTOSET_T 0x0
941#define ERROR_TH 0x4 /* error condition host mode */
942#define nERROR_TH 0x0
943#define STALL_RECEIVED_TH 0x20 /* Stall handshake received host mode */
944#define nSTALL_RECEIVED_TH 0x0
945#define NAK_TIMEOUT_TH 0x80 /* NAK timeout host mode */
946#define nNAK_TIMEOUT_TH 0x0
947
948/* Bit masks for USB_TXCOUNT */
949
950#define TX_COUNT 0x1fff /* Number of bytes to be written to the selected endpoint Tx FIFO */
951
952/* Bit masks for USB_RXCSR */
953
954#define RXPKTRDY_R 0x1 /* data packet in FIFO indicator */
955#define nRXPKTRDY_R 0x0
956#define FIFO_FULL_R 0x2 /* FIFO not empty */
957#define nFIFO_FULL_R 0x0
958#define OVERRUN_R 0x4 /* TxPktRdy not set for an IN token */
959#define nOVERRUN_R 0x0
960#define DATAERROR_R 0x8 /* Out packet cannot be loaded into Rx FIFO */
961#define nDATAERROR_R 0x0
962#define FLUSHFIFO_R 0x10 /* flush endpoint FIFO */
963#define nFLUSHFIFO_R 0x0
964#define STALL_SEND_R 0x20 /* issue a Stall handshake */
965#define nSTALL_SEND_R 0x0
966#define STALL_SENT_R 0x40 /* Stall handshake transmitted */
967#define nSTALL_SENT_R 0x0
968#define CLEAR_DATATOGGLE_R 0x80 /* clear endpoint data toggle */
969#define nCLEAR_DATATOGGLE_R 0x0
970#define INCOMPRX_R 0x100 /* indicates that a large packet is split */
971#define nINCOMPRX_R 0x0
972#define DMAREQMODE_R 0x800 /* DMA mode (0 or 1) selection */
973#define nDMAREQMODE_R 0x0
974#define DISNYET_R 0x1000 /* disable Nyet handshakes */
975#define nDISNYET_R 0x0
976#define DMAREQ_ENA_R 0x2000 /* Enable DMA request for Tx EP */
977#define nDMAREQ_ENA_R 0x0
978#define ISO_R 0x4000 /* enable Isochronous transfers */
979#define nISO_R 0x0
980#define AUTOCLEAR_R 0x8000 /* allows TxPktRdy to be set automatically */
981#define nAUTOCLEAR_R 0x0
982#define ERROR_RH 0x4 /* TxPktRdy not set for an IN token host mode */
983#define nERROR_RH 0x0
984#define REQPKT_RH 0x20 /* request an IN transaction host mode */
985#define nREQPKT_RH 0x0
986#define STALL_RECEIVED_RH 0x40 /* Stall handshake received host mode */
987#define nSTALL_RECEIVED_RH 0x0
988#define INCOMPRX_RH 0x100 /* indicates that a large packet is split host mode */
989#define nINCOMPRX_RH 0x0
990#define DMAREQMODE_RH 0x800 /* DMA mode (0 or 1) selection host mode */
991#define nDMAREQMODE_RH 0x0
992#define AUTOREQ_RH 0x4000 /* sets ReqPkt automatically host mode */
993#define nAUTOREQ_RH 0x0
994
995/* Bit masks for USB_RXCOUNT */
996
997#define RX_COUNT 0x1fff /* Number of received bytes in the packet in the Rx FIFO */
998
999/* Bit masks for USB_TXTYPE */
1000
1001#define TARGET_EP_NO_T 0xf /* EP number */
1002#define PROTOCOL_T 0xc /* transfer type */
1003
1004/* Bit masks for USB_TXINTERVAL */
1005
1006#define TX_POLL_INTERVAL 0xff /* polling interval for selected Tx EP */
1007
1008/* Bit masks for USB_RXTYPE */
1009
1010#define TARGET_EP_NO_R 0xf /* EP number */
1011#define PROTOCOL_R 0xc /* transfer type */
1012
1013/* Bit masks for USB_RXINTERVAL */
1014
1015#define RX_POLL_INTERVAL 0xff /* polling interval for selected Rx EP */
1016
1017/* Bit masks for USB_DMA_INTERRUPT */
1018
1019#define DMA0_INT 0x1 /* DMA0 pending interrupt */
1020#define nDMA0_INT 0x0
1021#define DMA1_INT 0x2 /* DMA1 pending interrupt */
1022#define nDMA1_INT 0x0
1023#define DMA2_INT 0x4 /* DMA2 pending interrupt */
1024#define nDMA2_INT 0x0
1025#define DMA3_INT 0x8 /* DMA3 pending interrupt */
1026#define nDMA3_INT 0x0
1027#define DMA4_INT 0x10 /* DMA4 pending interrupt */
1028#define nDMA4_INT 0x0
1029#define DMA5_INT 0x20 /* DMA5 pending interrupt */
1030#define nDMA5_INT 0x0
1031#define DMA6_INT 0x40 /* DMA6 pending interrupt */
1032#define nDMA6_INT 0x0
1033#define DMA7_INT 0x80 /* DMA7 pending interrupt */
1034#define nDMA7_INT 0x0
1035
1036/* Bit masks for USB_DMAxCONTROL */
1037
1038#define DMA_ENA 0x1 /* DMA enable */
1039#define nDMA_ENA 0x0
1040#define DIRECTION 0x2 /* direction of DMA transfer */
1041#define nDIRECTION 0x0
1042#define MODE 0x4 /* DMA Bus error */
1043#define nMODE 0x0
1044#define INT_ENA 0x8 /* Interrupt enable */
1045#define nINT_ENA 0x0
1046#define EPNUM 0xf0 /* EP number */
1047#define BUSERROR 0x100 /* DMA Bus error */
1048#define nBUSERROR 0x0
1049
1050/* Bit masks for USB_DMAxADDRHIGH */
1051
1052#define DMA_ADDR_HIGH 0xffff /* Upper 16-bits of memory source/destination address for the DMA master channel */
1053
1054/* Bit masks for USB_DMAxADDRLOW */
1055
1056#define DMA_ADDR_LOW 0xffff /* Lower 16-bits of memory source/destination address for the DMA master channel */
1057
1058/* Bit masks for USB_DMAxCOUNTHIGH */
1059
1060#define DMA_COUNT_HIGH 0xffff /* Upper 16-bits of byte count of DMA transfer for DMA master channel */
1061
1062/* Bit masks for USB_DMAxCOUNTLOW */
1063
1064#define DMA_COUNT_LOW 0xffff /* Lower 16-bits of byte count of DMA transfer for DMA master channel */
1065
1066#endif /* _DEF_BF527_H */ 391#endif /* _DEF_BF527_H */
generated by cgit v1.2.2 (git 2.25.0) at 2024-11-22 11:35:45 -0500