aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorFranky Lin <frankyl@broadcom.com>2011-04-25 18:45:07 -0400
committerGreg Kroah-Hartman <gregkh@suse.de>2011-04-25 19:40:16 -0400
commitddd0b091dbb0cd6891f13c6157679076467aa146 (patch)
tree2d17f712fce5dcdc0911c25dcd5c2aee4332c303
parent278057db202648d47c409c8125846866433cf85c (diff)
staging: brcm80211: Add bcmchip.h
bcmchip.h contains chip specific core register base address and address translation macro for core register access. This is introduced for si/sb utils dependence removal in fullmac driver. Signed-off-by: Franky Lin <frankyl@broadcom.com> Signed-off-by: Greg Kroah-Hartman <gregkh@suse.de>
-rw-r--r--drivers/staging/brcm80211/brcmfmac/bcmchip.h34
1 files changed, 34 insertions, 0 deletions
diff --git a/drivers/staging/brcm80211/brcmfmac/bcmchip.h b/drivers/staging/brcm80211/brcmfmac/bcmchip.h
new file mode 100644
index 000000000000..29eeee200c9d
--- /dev/null
+++ b/drivers/staging/brcm80211/brcmfmac/bcmchip.h
@@ -0,0 +1,34 @@
1/*
2 * Copyright (c) 2011 Broadcom Corporation
3 *
4 * Permission to use, copy, modify, and/or distribute this software for any
5 * purpose with or without fee is hereby granted, provided that the above
6 * copyright notice and this permission notice appear in all copies.
7 *
8 * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
9 * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
10 * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY
11 * SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
12 * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN ACTION
13 * OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF OR IN
14 * CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
15 */
16
17#ifndef _bcmchip_h_
18#define _bcmchip_h_
19
20/* Core reg address translation */
21#define CORE_CC_REG(base, field) (base + offsetof(chipcregs_t, field))
22#define CORE_BUS_REG(base, field) (base + offsetof(sdpcmd_regs_t, field))
23#define CORE_SB(base, field) \
24 (base + SBCONFIGOFF + offsetof(sbconfig_t, field))
25
26/* bcm4329 */
27/* SDIO device core, ID 0x829 */
28#define BCM4329_CORE_BUS_BASE 0x18011000
29/* internal memory core, ID 0x80e */
30#define BCM4329_CORE_SOCRAM_BASE 0x18003000
31/* ARM Cortex M3 core, ID 0x82a */
32#define BCM4329_CORE_ARM_BASE 0x18002000
33
34#endif /* _bcmchip_h_ */