aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorEric Anholt <eric@anholt.net>2011-02-02 15:08:07 -0500
committerChris Wilson <chris@chris-wilson.co.uk>2011-02-07 07:06:12 -0500
commitcb3543c6b14b145c6e35d0a36a48abfc6fe18600 (patch)
treeb6a657e841a22b00e17a3b9ec88a6e2cecf6d1c1
parent308977ac03117706c342099a40919b3da2667cce (diff)
drm/i915: Set the transcoder port to none when disabling DP.
The specs say to do so. Signed-off-by: Eric Anholt <eric@anholt.net> Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
-rw-r--r--drivers/gpu/drm/i915/i915_reg.h1
-rw-r--r--drivers/gpu/drm/i915/intel_display.c1
2 files changed, 2 insertions, 0 deletions
diff --git a/drivers/gpu/drm/i915/i915_reg.h b/drivers/gpu/drm/i915/i915_reg.h
index 77b153093cf1..3297cf1a14ed 100644
--- a/drivers/gpu/drm/i915/i915_reg.h
+++ b/drivers/gpu/drm/i915/i915_reg.h
@@ -3245,6 +3245,7 @@
3245#define TRANS_DP_PORT_SEL_B (0<<29) 3245#define TRANS_DP_PORT_SEL_B (0<<29)
3246#define TRANS_DP_PORT_SEL_C (1<<29) 3246#define TRANS_DP_PORT_SEL_C (1<<29)
3247#define TRANS_DP_PORT_SEL_D (2<<29) 3247#define TRANS_DP_PORT_SEL_D (2<<29)
3248#define TRANS_DP_PORT_SEL_NONE (3<<29)
3248#define TRANS_DP_PORT_SEL_MASK (3<<29) 3249#define TRANS_DP_PORT_SEL_MASK (3<<29)
3249#define TRANS_DP_AUDIO_ONLY (1<<26) 3250#define TRANS_DP_AUDIO_ONLY (1<<26)
3250#define TRANS_DP_ENH_FRAMING (1<<18) 3251#define TRANS_DP_ENH_FRAMING (1<<18)
diff --git a/drivers/gpu/drm/i915/intel_display.c b/drivers/gpu/drm/i915/intel_display.c
index a4acef6c1474..b5f7acf5a9db 100644
--- a/drivers/gpu/drm/i915/intel_display.c
+++ b/drivers/gpu/drm/i915/intel_display.c
@@ -2818,6 +2818,7 @@ static void ironlake_crtc_disable(struct drm_crtc *crtc)
2818 reg = TRANS_DP_CTL(pipe); 2818 reg = TRANS_DP_CTL(pipe);
2819 temp = I915_READ(reg); 2819 temp = I915_READ(reg);
2820 temp &= ~(TRANS_DP_OUTPUT_ENABLE | TRANS_DP_PORT_SEL_MASK); 2820 temp &= ~(TRANS_DP_OUTPUT_ENABLE | TRANS_DP_PORT_SEL_MASK);
2821 temp |= TRANS_DP_PORT_SEL_NONE;
2821 I915_WRITE(reg, temp); 2822 I915_WRITE(reg, temp);
2822 2823
2823 /* disable DPLL_SEL */ 2824 /* disable DPLL_SEL */