ARM: dts: socfpga: add gpio pieces

The cycloneV has three gpio controllers, each one with 29 gpios. This patch
adds the three controller with the gpio driver which is now sitting the
gpio tree.

Cc: devicetree@vger.kernel.org
Acked-by: Alan Tull <atull@altera.com>
Signed-off-by: Sebastian Andrzej Siewior <bigeasy@linutronix.de>
Signed-off-by: Dinh Nguyen <dinguyen@altera.com>

1 files changed, 60 insertions, 0 deletions

diff --git a/arch/arm/boot/dts/socfpga.dtsi b/arch/arm/boot/dts/socfpga.dtsi
index 280966b92e5e..b8fa747bb23a 100644
--- a/arch/arm/boot/dts/socfpga.dtsi
+++ b/arch/arm/boot/dts/socfpga.dtsi
@@ -543,6 +543,66 @@
                         status = "disabled";
                 };
 
+                gpio@ff708000 {
+                        #address-cells = <1>;
+                        #size-cells = <0>;
+                        compatible = "snps,dw-apb-gpio";
+                        reg = <0xff708000 0x1000>;
+                        clocks = <&per_base_clk>;
+                        status = "disabled";
+
+                        gpio0: gpio-controller@0 {
+                                compatible = "snps,dw-apb-gpio-port";
+                                gpio-controller;
+                                #gpio-cells = <2>;
+                                snps,nr-gpios = <29>;
+                                reg = <0>;
+                                interrupt-controller;
+                                #interrupt-cells = <2>;
+                                interrupts = <0 164 4>;
+                        };
+                };
+
+                gpio@ff709000 {
+                        #address-cells = <1>;
+                        #size-cells = <0>;
+                        compatible = "snps,dw-apb-gpio";
+                        reg = <0xff709000 0x1000>;
+                        clocks = <&per_base_clk>;
+                        status = "disabled";
+
+                        gpio1: gpio-controller@0 {
+                                compatible = "snps,dw-apb-gpio-port";
+                                gpio-controller;
+                                #gpio-cells = <2>;
+                                snps,nr-gpios = <29>;
+                                reg = <0>;
+                                interrupt-controller;
+                                #interrupt-cells = <2>;
+                                interrupts = <0 165 4>;
+                        };
+                };
+
+                gpio@ff70a000 {
+                        #address-cells = <1>;
+                        #size-cells = <0>;
+                        compatible = "snps,dw-apb-gpio";
+                        reg = <0xff70a000 0x1000>;
+                        clocks = <&per_base_clk>;
+                        status = "disabled";
+
+                        gpio2: gpio-controller@0 {
+                                compatible = "snps,dw-apb-gpio-port";
+                                gpio-controller;
+                                #gpio-cells = <2>;
+                                snps,nr-gpios = <27>;
+                                reg = <0>;
+                                interrupt-controller;
+                                #interrupt-cells = <2>;
+                                interrupts = <0 166 4>;
+                        };
+                };
+
                 L2: l2-cache@fffef000 {
                         compatible = "arm,pl310-cache";
                         reg = <0xfffef000 0x1000>;