aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorHiroshi DOYU <hdoyu@nvidia.com>2012-05-11 02:56:25 -0400
committerGreg Kroah-Hartman <gregkh@linuxfoundation.org>2012-05-11 18:22:56 -0400
commit42d1149f75a3d78033f66853796f20340d7b3ee2 (patch)
tree1c0b021e7c8428f77473082cff46afd14e9bf569
parentf0e33f9805625d60dc81f34740f16a6db67e8427 (diff)
ARM: tegra30: Make MC optional in Kconfig
For bare minimal system. Signed-off-by: Hiroshi DOYU <hdoyu@nvidia.com> Acked-by: Stephen Warren <swarren@wwwdotorg.org> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
-rw-r--r--arch/arm/mach-tegra/Kconfig2
-rw-r--r--drivers/memory/Kconfig8
2 files changed, 7 insertions, 3 deletions
diff --git a/arch/arm/mach-tegra/Kconfig b/arch/arm/mach-tegra/Kconfig
index 271b558a7b1d..d0f2546706ca 100644
--- a/arch/arm/mach-tegra/Kconfig
+++ b/arch/arm/mach-tegra/Kconfig
@@ -41,8 +41,6 @@ config ARCH_TEGRA_3x_SOC
41 select ARM_ERRATA_764369 41 select ARM_ERRATA_764369
42 select PL310_ERRATA_769419 if CACHE_L2X0 42 select PL310_ERRATA_769419 if CACHE_L2X0
43 select CPU_FREQ_TABLE if CPU_FREQ 43 select CPU_FREQ_TABLE if CPU_FREQ
44 select MEMORY
45 select TEGRA30_MC
46 help 44 help
47 Support for NVIDIA Tegra T30 processor family, based on the 45 Support for NVIDIA Tegra T30 processor family, based on the
48 ARM CortexA9MP CPU and the ARM PL310 L2 cache controller 46 ARM CortexA9MP CPU and the ARM PL310 L2 cache controller
diff --git a/drivers/memory/Kconfig b/drivers/memory/Kconfig
index efc6b36f28c8..067f31174a0e 100644
--- a/drivers/memory/Kconfig
+++ b/drivers/memory/Kconfig
@@ -31,7 +31,13 @@ config TEGRA20_MC
31 Relocation Table) module. 31 Relocation Table) module.
32 32
33config TEGRA30_MC 33config TEGRA30_MC
34 bool 34 bool "Tegra30 Memory Controller(MC) driver"
35 default y
35 depends on ARCH_TEGRA_3x_SOC 36 depends on ARCH_TEGRA_3x_SOC
37 help
38 This driver is for the Memory Controller(MC) module available
39 in Tegra30 SoCs, mainly for a address translation fault
40 analysis, especially for IOMMU/SMMU(System Memory Management
41 Unit) module.
36 42
37endif 43endif