Merge tag 'mfd-3.6-1' of git://git.kernel.org/pub/scm/linux/kernel/git/sameo/mfd-2.6

Pull MFD bits from Samuel Ortiz:
 "We have support for a few new drivers:
   - Samsung s2mps11
   - Wolfson Microelectronics wm5102 and wm5110
   - Marvell 88PM800 and 88PM805
   - TI twl6041

  We also have our regular driver improvements:
   - Device tree and IRQ domain support for STE AB8500
   - Regmap and devm_* API conversion for TI tps6586x
   - Device tree support for Samsung max77686
   - devm_* API conversion for STE AB3100

  Besides that, quite a lot of fixing and cleanup for mc13xxx, tps65910,
  tps65090, da9052 and twl-core."

Fix up mostly trivial conflicts, with the exception of
drivers/usb/host/ehci-omap.c in particular, which had some
re-organization of the reset sequence (commit 1a49e2ac9651: "EHCI:
centralize controller initialization") that clashed with commit
2761a6394516 ("mfd: USB: Fix the omap-usb EHCI ULPI PHY reset fix
issues").

In particular, commit 2761a6394516 moved the usb_add_hcd() to the
*middle* of the reset sequence, which clashes fairly badly with the
reset sequence re-organization (although it could have been done inside
the new omap_ehci_init() function).

I left that part of commit 2761a6394516 just undone.

* tag 'mfd-3.6-1' of git://git.kernel.org/pub/scm/linux/kernel/git/sameo/mfd-2.6: (110 commits)
  mfd: Ensure AB8500 platform data is passed through db8500-prcmu to MFD Core
  mfd: Arizone core should select MFD_CORE
  mfd: Fix arizona-irq.c build by selecting REGMAP_IRQ
  mfd: Add debug trace on entering and leaving arizone runtime suspend
  mfd: Correct tps65090 cell names
  mfd: Remove gpio support from tps6586x core driver
  ARM: tegra: defconfig: Enable tps6586x gpio
  gpio: tps6586x: Add gpio support through platform driver
  mfd: Cache tps6586x register through regmap
  mfd: Use regmap for tps6586x register access.
  mfd: Use devm managed resources for tps6586x
  input: Add onkey support for 88PM80X PMIC
  mfd: Add support for twl6041
  mfd: Fix twl6040 revision information
  mfd: Matches should be NULL when populate anatop child devices
  input: ab8500-ponkey: Create AB8500 domain IRQ mapping
  mfd: Add missing out of memory check for pcf50633
  Documentation: Describe the AB8500 Device Tree bindings
  mfd: Add tps65910 32-kHz-crystal-input init
  mfd: Drop modifying mc13xxx driver's id_table in probe
  ...

107 files changed, 17915 insertions, 5391 deletions

diff --git a/Documentation/devicetree/bindings/mfd/ab8500.txt b/Documentation/devicetree/bindings/mfd/ab8500.txt
new file mode 100644
index 000000000000..69e757a657a0
--- /dev/null
+++ b/Documentation/devicetree/bindings/mfd/ab8500.txt
@@ -0,0 +1,123 @@
+* AB8500 Multi-Functional Device (MFD)
+
+Required parent device properties:
+- compatible             : contains "stericsson,ab8500";
+- interrupts             : contains the IRQ line for the AB8500
+- interrupt-controller   : describes the AB8500 as an Interrupt Controller (has its own domain)
+- #interrupt-cells       : should be 2, for 2-cell format
+                            - The first cell is the AB8500 local IRQ number
+                            - The second cell is used to specify optional parameters
+                              - bits[3:0] trigger type and level flags:
+                                  1 = low-to-high edge triggered
+                                  2 = high-to-low edge triggered
+                                  4 = active high level-sensitive
+                                  8 = active low level-sensitive
+
+Optional parent device properties:
+- reg                    : contains the PRCMU mailbox address for the AB8500 i2c port
+
+The AB8500 consists of a large and varied group of sub-devices:
+
+Device                     IRQ Names              Supply Names   Description
+------                     ---------              ------------   -----------
+ab8500-bm                :                      :              : Battery Manager
+ab8500-btemp             :                      :              : Battery Temperature
+ab8500-charger           :                      :              : Battery Charger
+ab8500-fg                :                      :              : Fuel Gauge
+ab8500-gpadc             : HW_CONV_END          : vddadc       : Analogue to Digital Converter
+                           SW_CONV_END          :              :
+ab8500-gpio              :                      :              : GPIO Controller
+ab8500-ponkey            : ONKEY_DBF            :              : Power-on Key
+                           ONKEY_DBR            :              :
+ab8500-pwm               :                      :              : Pulse Width Modulator
+ab8500-regulator         :                      :              : Regulators
+ab8500-rtc               : 60S                  :              : Real Time Clock
+                         : ALARM                :              :
+ab8500-sysctrl           :                      :              : System Control
+ab8500-usb               : ID_WAKEUP_R          : vddulpivio18 : Universal Serial Bus
+                         : ID_WAKEUP_F          : v-ape        :
+                         : VBUS_DET_F           : musb_1v8     :
+                         : VBUS_DET_R           :              :
+                         : USB_LINK_STATUS      :              :
+                         : USB_ADP_PROBE_PLUG   :              :
+                         : USB_ADP_PROBE_UNPLUG :              :
+
+Required child device properties:
+- compatible             : "stericsson,ab8500-[bm|btemp|charger|fg|gpadc|gpio|ponkey|
+                                               pwm|regulator|rtc|sysctrl|usb]";
+
+Optional child device properties:
+- interrupts             : contains the device IRQ(s) using the 2-cell format (see above)
+- interrupt-names        : contains names of IRQ resource in the order in which they were
+                           supplied in the interrupts property
+- <supply_name>-supply   : contains a phandle to the regulator supply node in Device Tree
+
+ab8500@5 {
+         compatible = "stericsson,ab8500";
+         reg = <5>; /* mailbox 5 is i2c */
+         interrupts = <0 40 0x4>;
+         interrupt-controller;
+         #interrupt-cells = <2>;
+
+         ab8500-rtc {
+                 compatible = "stericsson,ab8500-rtc";
+                 interrupts = <17 0x4
+                               18 0x4>;
+                 interrupt-names = "60S", "ALARM";
+         };
+
+        ab8500-gpadc {
+                compatible = "stericsson,ab8500-gpadc";
+                interrupts = <32 0x4
+                              39 0x4>;
+                interrupt-names = "HW_CONV_END", "SW_CONV_END";
+                vddadc-supply = <&ab8500_ldo_tvout_reg>;
+        };
+
+        ab8500-usb {
+                compatible = "stericsson,ab8500-usb";
+                interrupts = < 90 0x4
+                               96 0x4
+                               14 0x4
+                               15 0x4
+                               79 0x4
+                               74 0x4
+                               75 0x4>;
+                interrupt-names = "ID_WAKEUP_R",
+                                  "ID_WAKEUP_F",
+                                  "VBUS_DET_F",
+                                  "VBUS_DET_R",
+                                  "USB_LINK_STATUS",
+                                  "USB_ADP_PROBE_PLUG",
+                                  "USB_ADP_PROBE_UNPLUG";
+                vddulpivio18-supply = <&ab8500_ldo_initcore_reg>;
+                v-ape-supply = <&db8500_vape_reg>;
+                musb_1v8-supply = <&db8500_vsmps2_reg>;
+        };
+
+        ab8500-ponkey {
+                compatible = "stericsson,ab8500-ponkey";
+                interrupts = <6 0x4
+                              7 0x4>;
+                interrupt-names = "ONKEY_DBF", "ONKEY_DBR";
+        };
+
+        ab8500-sysctrl {
+                compatible = "stericsson,ab8500-sysctrl";
+        };
+
+        ab8500-pwm {
+                compatible = "stericsson,ab8500-pwm";
+        };
+
+        ab8500-regulators {
+                compatible = "stericsson,ab8500-regulator";
+
+                ab8500_ldo_aux1_reg: ab8500_ldo_aux1 {
+                        /*
+                         * See: Documentation/devicetree/bindings/regulator/regulator.txt
+                         * for more information on regulators
+                         */
+                };
+        };
+};
diff --git a/Documentation/devicetree/bindings/mfd/max77686.txt b/Documentation/devicetree/bindings/mfd/max77686.txt
new file mode 100644
index 000000000000..c6a3469d3436
--- /dev/null
+++ b/Documentation/devicetree/bindings/mfd/max77686.txt
@@ -0,0 +1,59 @@
+Maxim MAX77686 multi-function device
+
+MAX77686 is a Mulitifunction device with PMIC, RTC and Charger on chip. It is
+interfaced to host controller using i2c interface. PMIC and Charger submodules
+are addressed using same i2c slave address whereas RTC submodule uses
+different i2c slave address,presently for which we are statically creating i2c
+client while probing.This document describes the binding for mfd device and
+PMIC submodule.
+
+Required properties:
+- compatible : Must be "maxim,max77686";
+- reg : Specifies the i2c slave address of PMIC block.
+- interrupts : This i2c device has an IRQ line connected to the main SoC.
+- interrupt-parent : The parent interrupt controller.
+
+Optional node:
+- voltage-regulators : The regulators of max77686 have to be instantiated
+  under subnode named "voltage-regulators" using the following format.
+
+        regulator_name {
+                regulator-compatible = LDOn/BUCKn
+                standard regulator constraints....
+        };
+        refer Documentation/devicetree/bindings/regulator/regulator.txt
+
+  The regulator-compatible property of regulator should initialized with string
+to get matched with their hardware counterparts as follow:
+
+        -LDOn   :       for LDOs, where n can lie in range 1 to 26.
+                        example: LDO1, LDO2, LDO26.
+        -BUCKn  :       for BUCKs, where n can lie in range 1 to 9.
+                        example: BUCK1, BUCK5, BUCK9.
+
+Example:
+
+        max77686@09 {
+                compatible = "maxim,max77686";
+                interrupt-parent = <&wakeup_eint>;
+                interrupts = <26 0>;
+                reg = <0x09>;
+
+                voltage-regulators {
+                        ldo11_reg {
+                                regulator-compatible = "LDO11";
+                                regulator-name = "vdd_ldo11";
+                                regulator-min-microvolt = <1900000>;
+                                regulator-max-microvolt = <1900000>;
+                                regulator-always-on;
+                        };
+
+                        buck1_reg {
+                                regulator-compatible = "BUCK1";
+                                regulator-name = "vdd_mif";
+                                regulator-min-microvolt = <950000>;
+                                regulator-max-microvolt = <1300000>;
+                                regulator-always-on;
+                                regulator-boot-on;
+                        };
+        }
diff --git a/Documentation/devicetree/bindings/mfd/tps65910.txt b/Documentation/devicetree/bindings/mfd/tps65910.txt
index d2802d4717bc..db03599ae4dc 100644
--- a/Documentation/devicetree/bindings/mfd/tps65910.txt
+++ b/Documentation/devicetree/bindings/mfd/tps65910.txt
@@ -81,7 +81,7 @@ Example:
 
                 ti,vmbch-threshold = 0;
                 ti,vmbch2-threshold = 0;
-
+                ti,en-ck32k-xtal;
                 ti,en-gpio-sleep = <0 0 1 0 0 0 0 0 0>;
 
                 vcc1-supply = <&reg_parent>;
diff --git a/Documentation/devicetree/bindings/mfd/twl6040.txt b/Documentation/devicetree/bindings/mfd/twl6040.txt
index bc67c6f424aa..c855240f3a0e 100644
--- a/Documentation/devicetree/bindings/mfd/twl6040.txt
+++ b/Documentation/devicetree/bindings/mfd/twl6040.txt
@@ -6,7 +6,7 @@ They are connected ot the host processor via i2c for commands, McPDM for audio
 data and commands.
 
 Required properties:
-- compatible : Must be "ti,twl6040";
+- compatible : "ti,twl6040" for twl6040, "ti,twl6041" for twl6041
 - reg: must be 0x4b for i2c address
 - interrupts: twl6040 has one interrupt line connecteded to the main SoC
 - interrupt-parent: The parent interrupt controller
diff --git a/MAINTAINERS b/MAINTAINERS
index b141083b2621..19f705073942 100644
--- a/MAINTAINERS
+++ b/MAINTAINERS
@@ -5912,6 +5912,16 @@ L:	linux-fbdev@vger.kernel.org
 S:      Maintained
 F:      drivers/video/s3c-fb.c
 
+SAMSUNG MULTIFUNCTION DEVICE DRIVERS
+M:      Sangbeom Kim <sbkim73@samsung.com>
+L:      linux-kernel@vger.kernel.org
+S:      Supported
+F:      drivers/mfd/sec*.c
+F:      drivers/regulator/s2m*.c
+F:      drivers/regulator/s5m*.c
+F:      drivers/rtc/rtc-sec.c
+F:      include/linux/mfd/samsung/
+
 SERIAL DRIVERS
 M:      Alan Cox <alan@linux.intel.com>
 L:      linux-serial@vger.kernel.org
diff --git a/arch/arm/configs/tegra_defconfig b/arch/arm/configs/tegra_defconfig
index 4be9c1e80ee6..db2245353f0f 100644
--- a/arch/arm/configs/tegra_defconfig
+++ b/arch/arm/configs/tegra_defconfig
@@ -106,6 +106,7 @@ CONFIG_I2C_TEGRA=y
 CONFIG_SPI=y
 CONFIG_SPI_TEGRA=y
 CONFIG_GPIO_TPS65910=y
+CONFIG_GPIO_TPS6586X=y
 CONFIG_POWER_SUPPLY=y
 CONFIG_BATTERY_SBS=y
 CONFIG_SENSORS_LM90=y
diff --git a/arch/arm/mach-exynos/mach-nuri.c b/arch/arm/mach-exynos/mach-nuri.c
index f98a83a81ce7..ea785fcaf6c3 100644
--- a/arch/arm/mach-exynos/mach-nuri.c
+++ b/arch/arm/mach-exynos/mach-nuri.c
@@ -1066,12 +1066,8 @@ static struct platform_device nuri_max8903_device = {
 static void __init nuri_power_init(void)
 {
         int gpio;
-        int irq_base = IRQ_GPIO_END + 1;
         int ta_en = 0;
 
-        nuri_max8997_pdata.irq_base = irq_base;
-        irq_base += MAX8997_IRQ_NR;
-
         gpio = EXYNOS4_GPX0(7);
         gpio_request(gpio, "AP_PMIC_IRQ");
         s3c_gpio_cfgpin(gpio, S3C_GPIO_SFN(0xf));
diff --git a/arch/arm/mach-exynos/mach-origen.c b/arch/arm/mach-exynos/mach-origen.c
index 5a12dc26f496..5ca80307d6d7 100644
--- a/arch/arm/mach-exynos/mach-origen.c
+++ b/arch/arm/mach-exynos/mach-origen.c
@@ -426,7 +426,6 @@ static struct max8997_platform_data __initdata origen_max8997_pdata = {
         .buck1_gpiodvs  = false,
         .buck2_gpiodvs  = false,
         .buck5_gpiodvs  = false,
-        .irq_base       = IRQ_GPIO_END + 1,
 
         .ignore_gpiodvs_side_effect = true,
         .buck125_default_idx = 0x0,
diff --git a/arch/arm/mach-ux500/board-mop500.c b/arch/arm/mach-ux500/board-mop500.c
index 8f421c0ca45c..8674a890fd1c 100644
--- a/arch/arm/mach-ux500/board-mop500.c
+++ b/arch/arm/mach-ux500/board-mop500.c
@@ -211,24 +211,6 @@ static struct ab8500_platform_data ab8500_platdata = {
         .codec          = &ab8500_codec_pdata,
 };
 
-static struct resource ab8500_resources[] = {
-        [0] = {
-                .start  = IRQ_DB8500_AB8500,
-                .end    = IRQ_DB8500_AB8500,
-                .flags  = IORESOURCE_IRQ
-        }
-};
-
-struct platform_device ab8500_device = {
-        .name = "ab8500-core",
-        .id = 0,
-        .dev = {
-                .platform_data = &ab8500_platdata,
-        },
-        .num_resources = 1,
-        .resource = ab8500_resources,
-};
-
 /*
  * TPS61052
  */
@@ -443,7 +425,6 @@ static struct hash_platform_data u8500_hash1_platform_data = {
 /* add any platform devices here - TODO */
 static struct platform_device *mop500_platform_devs[] __initdata = {
         &mop500_gpio_keys_device,
-        &ab8500_device,
 };
 
 #ifdef CONFIG_STE_DMA40
@@ -605,7 +586,6 @@ static struct platform_device *snowball_platform_devs[] __initdata = {
         &snowball_led_dev,
         &snowball_key_dev,
         &snowball_sbnet_dev,
-        &ab8500_device,
 };
 
 static void __init mop500_init_machine(void)
@@ -617,9 +597,8 @@ static void __init mop500_init_machine(void)
         mop500_gpio_keys[0].gpio = GPIO_PROX_SENSOR;
 
         mop500_pinmaps_init();
-        parent = u8500_init_devices();
+        parent = u8500_init_devices(&ab8500_platdata);
 
-        /* FIXME: parent of ab8500 should be prcmu */
         for (i = 0; i < ARRAY_SIZE(mop500_platform_devs); i++)
                 mop500_platform_devs[i]->dev.parent = parent;
 
@@ -652,7 +631,7 @@ static void __init snowball_init_machine(void)
         int i;
 
         snowball_pinmaps_init();
-        parent = u8500_init_devices();
+        parent = u8500_init_devices(&ab8500_platdata);
 
         for (i = 0; i < ARRAY_SIZE(snowball_platform_devs); i++)
                 snowball_platform_devs[i]->dev.parent = parent;
@@ -684,7 +663,7 @@ static void __init hrefv60_init_machine(void)
         mop500_gpio_keys[0].gpio = HREFV60_PROX_SENSE_GPIO;
 
         hrefv60_pinmaps_init();
-        parent = u8500_init_devices();
+        parent = u8500_init_devices(&ab8500_platdata);
 
         for (i = 0; i < ARRAY_SIZE(mop500_platform_devs); i++)
                 mop500_platform_devs[i]->dev.parent = parent;
@@ -785,9 +764,6 @@ static const struct of_device_id u8500_local_bus_nodes[] = {
         /* only create devices below soc node */
         { .compatible = "stericsson,db8500", },
         { .compatible = "stericsson,db8500-prcmu", },
-        { .compatible = "stericsson,db8500-prcmu-regulator", },
-        { .compatible = "stericsson,ab8500", },
-        { .compatible = "stericsson,ab8500-regulator", },
         { .compatible = "simple-bus"},
         { },
 };
diff --git a/arch/arm/mach-ux500/cpu-db8500.c b/arch/arm/mach-ux500/cpu-db8500.c
index c8dd94f606dc..db3c52d56ca4 100644
--- a/arch/arm/mach-ux500/cpu-db8500.c
+++ b/arch/arm/mach-ux500/cpu-db8500.c
@@ -16,6 +16,7 @@
 #include <linux/irq.h>
 #include <linux/platform_device.h>
 #include <linux/io.h>
+#include <linux/mfd/abx500/ab8500.h>
 
 #include <asm/mach/map.h>
 #include <asm/pmu.h>
@@ -115,7 +116,7 @@ static irqreturn_t db8500_pmu_handler(int irq, void *dev, irq_handler_t handler)
         return ret;
 }
 
-static struct arm_pmu_platdata db8500_pmu_platdata = {
+struct arm_pmu_platdata db8500_pmu_platdata = {
         .handle_irq             = db8500_pmu_handler,
 };
 
@@ -206,7 +207,7 @@ static struct device * __init db8500_soc_device_init(void)
 /*
  * This function is called from the board init
  */
-struct device * __init u8500_init_devices(void)
+struct device * __init u8500_init_devices(struct ab8500_platform_data *ab8500)
 {
         struct device *parent;
         int i;
@@ -223,6 +224,8 @@ struct device * __init u8500_init_devices(void)
         for (i = 0; i < ARRAY_SIZE(platform_devs); i++)
                 platform_devs[i]->dev.parent = parent;
 
+        db8500_prcmu_device.dev.platform_data = ab8500;
+
         platform_add_devices(platform_devs, ARRAY_SIZE(platform_devs));
 
         return parent;
diff --git a/arch/arm/mach-ux500/include/mach/setup.h b/arch/arm/mach-ux500/include/mach/setup.h
index 8b7ed82a2866..7914e5eaa9c7 100644
--- a/arch/arm/mach-ux500/include/mach/setup.h
+++ b/arch/arm/mach-ux500/include/mach/setup.h
@@ -13,11 +13,12 @@
 
 #include <asm/mach/time.h>
 #include <linux/init.h>
+#include <linux/mfd/abx500/ab8500.h>
 
 void __init ux500_map_io(void);
 extern void __init u8500_map_io(void);
 
-extern struct device * __init u8500_init_devices(void);
+extern struct device * __init u8500_init_devices(struct ab8500_platform_data *ab8500);
 
 extern void __init ux500_init_irq(void);
 extern void __init ux500_init_late(void);
diff --git a/drivers/extcon/Kconfig b/drivers/extcon/Kconfig
index 16716356d1fe..e175c8ed4ec4 100644
--- a/drivers/extcon/Kconfig
+++ b/drivers/extcon/Kconfig
@@ -33,7 +33,7 @@ config EXTCON_MAX77693
 
 config EXTCON_MAX8997
         tristate "MAX8997 EXTCON Support"
-        depends on MFD_MAX8997
+        depends on MFD_MAX8997 && IRQ_DOMAIN
         help
           If you say yes here you get support for the MUIC device of
           Maxim MAX8997 PMIC. The MAX8997 MUIC is a USB port accessory
diff --git a/drivers/extcon/extcon-max8997.c b/drivers/extcon/extcon-max8997.c
index a4ed30bd9a41..ef9090a4271d 100644
--- a/drivers/extcon/extcon-max8997.c
+++ b/drivers/extcon/extcon-max8997.c
@@ -26,6 +26,7 @@
 #include <linux/mfd/max8997.h>
 #include <linux/mfd/max8997-private.h>
 #include <linux/extcon.h>
+#include <linux/irqdomain.h>
 
 #define DEV_NAME                        "max8997-muic"
 
@@ -77,6 +78,7 @@
 struct max8997_muic_irq {
         unsigned int irq;
         const char *name;
+        unsigned int virq;
 };
 
 static struct max8997_muic_irq muic_irqs[] = {
@@ -343,12 +345,10 @@ static void max8997_muic_irq_work(struct work_struct *work)
 {
         struct max8997_muic_info *info = container_of(work,
                         struct max8997_muic_info, irq_work);
-        struct max8997_dev *max8997 = i2c_get_clientdata(info->muic);
         u8 status[2];
         u8 adc, chg_type;
-
-        int irq_type = info->irq - max8997->irq_base;
-        int ret;
+        int irq_type = 0;
+        int i, ret;
 
         mutex_lock(&info->mutex);
 
@@ -363,6 +363,10 @@ static void max8997_muic_irq_work(struct work_struct *work)
         dev_dbg(info->dev, "%s: STATUS1:0x%x, 2:0x%x\n", __func__,
                         status[0], status[1]);
 
+        for (i = 0 ; i < ARRAY_SIZE(muic_irqs) ; i++)
+                if (info->irq == muic_irqs[i].virq)
+                        irq_type = muic_irqs[i].irq;
+
         switch (irq_type) {
         case MAX8997_MUICIRQ_ADC:
                 adc = status[0] & STATUS1_ADC_MASK;
@@ -448,11 +452,15 @@ static int __devinit max8997_muic_probe(struct platform_device *pdev)
 
         for (i = 0; i < ARRAY_SIZE(muic_irqs); i++) {
                 struct max8997_muic_irq *muic_irq = &muic_irqs[i];
+                int virq = 0;
+
+                virq = irq_create_mapping(max8997->irq_domain, muic_irq->irq);
+                if (!virq)
+                        goto err_irq;
+                muic_irq->virq = virq;
 
-                ret = request_threaded_irq(pdata->irq_base + muic_irq->irq,
-                                NULL, max8997_muic_irq_handler,
-                                0, muic_irq->name,
-                                info);
+                ret = request_threaded_irq(virq, NULL,max8997_muic_irq_handler,
+                                0, muic_irq->name, info);
                 if (ret) {
                         dev_err(&pdev->dev,
                                 "failed: irq request (IRQ: %d,"
@@ -496,7 +504,7 @@ err_extcon:
         kfree(info->edev);
 err_irq:
         while (--i >= 0)
-                free_irq(pdata->irq_base + muic_irqs[i].irq, info);
+                free_irq(muic_irqs[i].virq, info);
         kfree(info);
 err_kfree:
         return ret;
@@ -505,11 +513,10 @@ err_kfree:
 static int __devexit max8997_muic_remove(struct platform_device *pdev)
 {
         struct max8997_muic_info *info = platform_get_drvdata(pdev);
-        struct max8997_dev *max8997 = i2c_get_clientdata(info->muic);
         int i;
 
         for (i = 0; i < ARRAY_SIZE(muic_irqs); i++)
-                free_irq(max8997->irq_base + muic_irqs[i].irq, info);
+                free_irq(muic_irqs[i].virq, info);
         cancel_work_sync(&info->irq_work);
 
         extcon_dev_unregister(info->edev);
diff --git a/drivers/gpio/Kconfig b/drivers/gpio/Kconfig
index 502b5ea43f4f..b16c8a72a2e2 100644
--- a/drivers/gpio/Kconfig
+++ b/drivers/gpio/Kconfig
@@ -597,6 +597,13 @@ config GPIO_AB8500
         help
           Select this to enable the AB8500 IC GPIO driver
 
+config GPIO_TPS6586X
+        bool "TPS6586X GPIO"
+        depends on MFD_TPS6586X
+        help
+          Select this option to enable GPIO driver for the TPS6586X
+          chip family.
+
 config GPIO_TPS65910
         bool "TPS65910 GPIO"
         depends on MFD_TPS65910
diff --git a/drivers/gpio/Makefile b/drivers/gpio/Makefile
index d37048105a87..153caceeb053 100644
--- a/drivers/gpio/Makefile
+++ b/drivers/gpio/Makefile
@@ -63,6 +63,7 @@ obj-$(CONFIG_GPIO_TC3589X)	+= gpio-tc3589x.o
 obj-$(CONFIG_ARCH_TEGRA)        += gpio-tegra.o
 obj-$(CONFIG_GPIO_TIMBERDALE)   += gpio-timberdale.o
 obj-$(CONFIG_ARCH_DAVINCI_TNETV107X) += gpio-tnetv107x.o
+obj-$(CONFIG_GPIO_TPS6586X)     += gpio-tps6586x.o
 obj-$(CONFIG_GPIO_TPS65910)     += gpio-tps65910.o
 obj-$(CONFIG_GPIO_TPS65912)     += gpio-tps65912.o
 obj-$(CONFIG_GPIO_TWL4030)      += gpio-twl4030.o
diff --git a/drivers/gpio/gpio-tps6586x.c b/drivers/gpio/gpio-tps6586x.c
new file mode 100644
index 000000000000..2526b3bb0fae
--- /dev/null
+++ b/drivers/gpio/gpio-tps6586x.c
@@ -0,0 +1,158 @@
+/*
+ * TI TPS6586x GPIO driver
+ *
+ * Copyright (c) 2012, NVIDIA CORPORATION.  All rights reserved.
+ * Author: Laxman dewangan <ldewangan@nvidia.com>
+ *
+ * Based on tps6586x.c
+ * Copyright (c) 2010 CompuLab Ltd.
+ * Mike Rapoport <mike@compulab.co.il>
+ *
+ * This program is free software; you can redistribute it and/or modify it
+ * under the terms and conditions of the GNU General Public License,
+ * version 2, as published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program.  If not, see <http://www.gnu.org/licenses/>.
+ */
+
+#include <linux/errno.h>
+#include <linux/gpio.h>
+#include <linux/kernel.h>
+#include <linux/module.h>
+#include <linux/mfd/tps6586x.h>
+#include <linux/of_device.h>
+#include <linux/platform_device.h>
+
+/* GPIO control registers */
+#define TPS6586X_GPIOSET1       0x5d
+#define TPS6586X_GPIOSET2       0x5e
+
+struct tps6586x_gpio {
+        struct gpio_chip gpio_chip;
+        struct device *parent;
+};
+
+static inline struct tps6586x_gpio *to_tps6586x_gpio(struct gpio_chip *chip)
+{
+        return container_of(chip, struct tps6586x_gpio, gpio_chip);
+}
+
+static int tps6586x_gpio_get(struct gpio_chip *gc, unsigned offset)
+{
+        struct tps6586x_gpio *tps6586x_gpio = to_tps6586x_gpio(gc);
+        uint8_t val;
+        int ret;
+
+        ret = tps6586x_read(tps6586x_gpio->parent, TPS6586X_GPIOSET2, &val);
+        if (ret)
+                return ret;
+
+        return !!(val & (1 << offset));
+}
+
+static void tps6586x_gpio_set(struct gpio_chip *gc, unsigned offset,
+                              int value)
+{
+        struct tps6586x_gpio *tps6586x_gpio = to_tps6586x_gpio(gc);
+
+        tps6586x_update(tps6586x_gpio->parent, TPS6586X_GPIOSET2,
+                        value << offset, 1 << offset);
+}
+
+static int tps6586x_gpio_output(struct gpio_chip *gc, unsigned offset,
+                                int value)
+{
+        struct tps6586x_gpio *tps6586x_gpio = to_tps6586x_gpio(gc);
+        uint8_t val, mask;
+
+        tps6586x_gpio_set(gc, offset, value);
+
+        val = 0x1 << (offset * 2);
+        mask = 0x3 << (offset * 2);
+
+        return tps6586x_update(tps6586x_gpio->parent, TPS6586X_GPIOSET1,
+                                val, mask);
+}
+
+static int __devinit tps6586x_gpio_probe(struct platform_device *pdev)
+{
+        struct tps6586x_platform_data *pdata;
+        struct tps6586x_gpio *tps6586x_gpio;
+        int ret;
+
+        pdata = dev_get_platdata(pdev->dev.parent);
+        tps6586x_gpio = devm_kzalloc(&pdev->dev,
+                                sizeof(*tps6586x_gpio), GFP_KERNEL);
+        if (!tps6586x_gpio) {
+                dev_err(&pdev->dev, "Could not allocate tps6586x_gpio\n");
+                return -ENOMEM;
+        }
+
+        tps6586x_gpio->parent = pdev->dev.parent;
+
+        tps6586x_gpio->gpio_chip.owner = THIS_MODULE;
+        tps6586x_gpio->gpio_chip.label = pdev->name;
+        tps6586x_gpio->gpio_chip.dev = &pdev->dev;
+        tps6586x_gpio->gpio_chip.ngpio = 4;
+        tps6586x_gpio->gpio_chip.can_sleep = 1;
+
+        /* FIXME: add handling of GPIOs as dedicated inputs */
+        tps6586x_gpio->gpio_chip.direction_output = tps6586x_gpio_output;
+        tps6586x_gpio->gpio_chip.set    = tps6586x_gpio_set;
+        tps6586x_gpio->gpio_chip.get    = tps6586x_gpio_get;
+
+#ifdef CONFIG_OF_GPIO
+        tps6586x_gpio->gpio_chip.of_node = pdev->dev.parent->of_node;
+#endif
+        if (pdata && pdata->gpio_base)
+                tps6586x_gpio->gpio_chip.base = pdata->gpio_base;
+        else
+                tps6586x_gpio->gpio_chip.base = -1;
+
+        ret = gpiochip_add(&tps6586x_gpio->gpio_chip);
+        if (ret < 0) {
+                dev_err(&pdev->dev, "Could not register gpiochip, %d\n", ret);
+                return ret;
+        }
+
+        platform_set_drvdata(pdev, tps6586x_gpio);
+
+        return ret;
+}
+
+static int __devexit tps6586x_gpio_remove(struct platform_device *pdev)
+{
+        struct tps6586x_gpio *tps6586x_gpio = platform_get_drvdata(pdev);
+
+        return gpiochip_remove(&tps6586x_gpio->gpio_chip);
+}
+
+static struct platform_driver tps6586x_gpio_driver = {
+        .driver.name    = "tps6586x-gpio",
+        .driver.owner   = THIS_MODULE,
+        .probe          = tps6586x_gpio_probe,
+        .remove         = __devexit_p(tps6586x_gpio_remove),
+};
+
+static int __init tps6586x_gpio_init(void)
+{
+        return platform_driver_register(&tps6586x_gpio_driver);
+}
+subsys_initcall(tps6586x_gpio_init);
+
+static void __exit tps6586x_gpio_exit(void)
+{
+        platform_driver_unregister(&tps6586x_gpio_driver);
+}
+module_exit(tps6586x_gpio_exit);
+
+MODULE_ALIAS("platform:tps6586x-gpio");
+MODULE_DESCRIPTION("GPIO interface for TPS6586X PMIC");
+MODULE_AUTHOR("Laxman Dewangan <ldewangan@nvidia.com>");
+MODULE_LICENSE("GPL");
diff --git a/drivers/input/misc/88pm80x_onkey.c b/drivers/input/misc/88pm80x_onkey.c
new file mode 100644
index 000000000000..7f26e7b6c228
--- /dev/null
+++ b/drivers/input/misc/88pm80x_onkey.c
@@ -0,0 +1,168 @@
+/*
+ * Marvell 88PM80x ONKEY driver
+ *
+ * Copyright (C) 2012 Marvell International Ltd.
+ * Haojian Zhuang <haojian.zhuang@marvell.com>
+ * Qiao Zhou <zhouqiao@marvell.com>
+ *
+ * This file is subject to the terms and conditions of the GNU General
+ * Public License. See the file "COPYING" in the main directory of this
+ * archive for more details.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
+ */
+
+#include <linux/kernel.h>
+#include <linux/module.h>
+#include <linux/input.h>
+#include <linux/mfd/88pm80x.h>
+#include <linux/regmap.h>
+#include <linux/slab.h>
+
+#define PM800_LONG_ONKEY_EN             (1 << 0)
+#define PM800_LONG_KEY_DELAY            (8)     /* 1 .. 16 seconds */
+#define PM800_LONKEY_PRESS_TIME         ((PM800_LONG_KEY_DELAY-1) << 4)
+#define PM800_LONKEY_PRESS_TIME_MASK    (0xF0)
+#define PM800_SW_PDOWN                  (1 << 5)
+
+struct pm80x_onkey_info {
+        struct input_dev *idev;
+        struct pm80x_chip *pm80x;
+        struct regmap *map;
+        int irq;
+};
+
+/* 88PM80x gives us an interrupt when ONKEY is held */
+static irqreturn_t pm80x_onkey_handler(int irq, void *data)
+{
+        struct pm80x_onkey_info *info = data;
+        int ret = 0;
+        unsigned int val;
+
+        ret = regmap_read(info->map, PM800_STATUS_1, &val);
+        if (ret < 0) {
+                dev_err(info->idev->dev.parent, "failed to read status: %d\n", ret);
+                return IRQ_NONE;
+        }
+        val &= PM800_ONKEY_STS1;
+
+        input_report_key(info->idev, KEY_POWER, val);
+        input_sync(info->idev);
+
+        return IRQ_HANDLED;
+}
+
+static SIMPLE_DEV_PM_OPS(pm80x_onkey_pm_ops, pm80x_dev_suspend,
+                         pm80x_dev_resume);
+
+static int __devinit pm80x_onkey_probe(struct platform_device *pdev)
+{
+
+        struct pm80x_chip *chip = dev_get_drvdata(pdev->dev.parent);
+        struct pm80x_onkey_info *info;
+        int err;
+
+        info = kzalloc(sizeof(struct pm80x_onkey_info), GFP_KERNEL);
+        if (!info)
+                return -ENOMEM;
+
+        info->pm80x = chip;
+
+        info->irq = platform_get_irq(pdev, 0);
+        if (info->irq < 0) {
+                dev_err(&pdev->dev, "No IRQ resource!\n");
+                err = -EINVAL;
+                goto out;
+        }
+
+        info->map = info->pm80x->regmap;
+        if (!info->map) {
+                dev_err(&pdev->dev, "no regmap!\n");
+                err = -EINVAL;
+                goto out;
+        }
+
+        info->idev = input_allocate_device();
+        if (!info->idev) {
+                dev_err(&pdev->dev, "Failed to allocate input dev\n");
+                err = -ENOMEM;
+                goto out;
+        }
+
+        info->idev->name = "88pm80x_on";
+        info->idev->phys = "88pm80x_on/input0";
+        info->idev->id.bustype = BUS_I2C;
+        info->idev->dev.parent = &pdev->dev;
+        info->idev->evbit[0] = BIT_MASK(EV_KEY);
+        __set_bit(KEY_POWER, info->idev->keybit);
+
+        err = pm80x_request_irq(info->pm80x, info->irq, pm80x_onkey_handler,
+                                            IRQF_ONESHOT, "onkey", info);
+        if (err < 0) {
+                dev_err(&pdev->dev, "Failed to request IRQ: #%d: %d\n",
+                        info->irq, err);
+                goto out_reg;
+        }
+
+        err = input_register_device(info->idev);
+        if (err) {
+                dev_err(&pdev->dev, "Can't register input device: %d\n", err);
+                goto out_irq;
+        }
+
+        platform_set_drvdata(pdev, info);
+
+        /* Enable long onkey detection */
+        regmap_update_bits(info->map, PM800_RTC_MISC4, PM800_LONG_ONKEY_EN,
+                           PM800_LONG_ONKEY_EN);
+        /* Set 8-second interval */
+        regmap_update_bits(info->map, PM800_RTC_MISC3,
+                           PM800_LONKEY_PRESS_TIME_MASK,
+                           PM800_LONKEY_PRESS_TIME);
+
+        device_init_wakeup(&pdev->dev, 1);
+        return 0;
+
+out_irq:
+        pm80x_free_irq(info->pm80x, info->irq, info);
+out_reg:
+        input_free_device(info->idev);
+out:
+        kfree(info);
+        return err;
+}
+
+static int __devexit pm80x_onkey_remove(struct platform_device *pdev)
+{
+        struct pm80x_onkey_info *info = platform_get_drvdata(pdev);
+
+        device_init_wakeup(&pdev->dev, 0);
+        pm80x_free_irq(info->pm80x, info->irq, info);
+        input_unregister_device(info->idev);
+        kfree(info);
+        return 0;
+}
+
+static struct platform_driver pm80x_onkey_driver = {
+        .driver = {
+                   .name = "88pm80x-onkey",
+                   .owner = THIS_MODULE,
+                   .pm = &pm80x_onkey_pm_ops,
+                   },
+        .probe = pm80x_onkey_probe,
+        .remove = __devexit_p(pm80x_onkey_remove),
+};
+
+module_platform_driver(pm80x_onkey_driver);
+
+MODULE_LICENSE("GPL");
+MODULE_DESCRIPTION("Marvell 88PM80x ONKEY driver");
+MODULE_AUTHOR("Qiao Zhou <zhouqiao@marvell.com>");
+MODULE_ALIAS("platform:88pm80x-onkey");
diff --git a/drivers/input/misc/Kconfig b/drivers/input/misc/Kconfig
index 7faf4a7fcaa9..7c0f1ecfdd7a 100644
--- a/drivers/input/misc/Kconfig
+++ b/drivers/input/misc/Kconfig
@@ -22,6 +22,16 @@ config INPUT_88PM860X_ONKEY
           To compile this driver as a module, choose M here: the module
           will be called 88pm860x_onkey.
 
+config INPUT_88PM80X_ONKEY
+        tristate "88PM80x ONKEY support"
+        depends on MFD_88PM800
+        help
+          Support the ONKEY of Marvell 88PM80x PMICs as an input device
+          reporting power button status.
+
+          To compile this driver as a module, choose M here: the module
+          will be called 88pm80x_onkey.
+
 config INPUT_AB8500_PONKEY
         tristate "AB8500 Pon (PowerOn) Key"
         depends on AB8500_CORE
diff --git a/drivers/input/misc/Makefile b/drivers/input/misc/Makefile
index f55cdf4916fa..83fe6f5b77d1 100644
--- a/drivers/input/misc/Makefile
+++ b/drivers/input/misc/Makefile
@@ -5,6 +5,7 @@
 # Each configuration option enables a list of files.
 
 obj-$(CONFIG_INPUT_88PM860X_ONKEY)      += 88pm860x_onkey.o
+obj-$(CONFIG_INPUT_88PM80X_ONKEY)       += 88pm80x_onkey.o
 obj-$(CONFIG_INPUT_AB8500_PONKEY)       += ab8500-ponkey.o
 obj-$(CONFIG_INPUT_AD714X)              += ad714x.o
 obj-$(CONFIG_INPUT_AD714X_I2C)          += ad714x-i2c.o
diff --git a/drivers/input/misc/ab8500-ponkey.c b/drivers/input/misc/ab8500-ponkey.c
index 84ec691c05aa..f06231b7cab1 100644
--- a/drivers/input/misc/ab8500-ponkey.c
+++ b/drivers/input/misc/ab8500-ponkey.c
@@ -74,8 +74,8 @@ static int __devinit ab8500_ponkey_probe(struct platform_device *pdev)
 
         ponkey->idev = input;
         ponkey->ab8500 = ab8500;
-        ponkey->irq_dbf = irq_dbf;
-        ponkey->irq_dbr = irq_dbr;
+        ponkey->irq_dbf = ab8500_irq_get_virq(ab8500, irq_dbf);
+        ponkey->irq_dbr = ab8500_irq_get_virq(ab8500, irq_dbr);
 
         input->name = "AB8500 POn(PowerOn) Key";
         input->dev.parent = &pdev->dev;
diff --git a/drivers/mfd/88pm800.c b/drivers/mfd/88pm800.c
new file mode 100644
index 000000000000..b67a3018b136
--- /dev/null
+++ b/drivers/mfd/88pm800.c
@@ -0,0 +1,596 @@
+/*
+ * Base driver for Marvell 88PM800
+ *
+ * Copyright (C) 2012 Marvell International Ltd.
+ * Haojian Zhuang <haojian.zhuang@marvell.com>
+ * Joseph(Yossi) Hanin <yhanin@marvell.com>
+ * Qiao Zhou <zhouqiao@marvell.com>
+ *
+ * This file is subject to the terms and conditions of the GNU General
+ * Public License. See the file "COPYING" in the main directory of this
+ * archive for more details.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
+ */
+
+#include <linux/kernel.h>
+#include <linux/module.h>
+#include <linux/i2c.h>
+#include <linux/mfd/core.h>
+#include <linux/mfd/88pm80x.h>
+#include <linux/slab.h>
+
+#define PM800_CHIP_ID                   (0x00)
+
+/* Interrupt Registers */
+#define PM800_INT_STATUS1               (0x05)
+#define PM800_ONKEY_INT_STS1            (1 << 0)
+#define PM800_EXTON_INT_STS1            (1 << 1)
+#define PM800_CHG_INT_STS1                      (1 << 2)
+#define PM800_BAT_INT_STS1                      (1 << 3)
+#define PM800_RTC_INT_STS1                      (1 << 4)
+#define PM800_CLASSD_OC_INT_STS1        (1 << 5)
+
+#define PM800_INT_STATUS2               (0x06)
+#define PM800_VBAT_INT_STS2             (1 << 0)
+#define PM800_VSYS_INT_STS2             (1 << 1)
+#define PM800_VCHG_INT_STS2             (1 << 2)
+#define PM800_TINT_INT_STS2             (1 << 3)
+#define PM800_GPADC0_INT_STS2   (1 << 4)
+#define PM800_TBAT_INT_STS2             (1 << 5)
+#define PM800_GPADC2_INT_STS2   (1 << 6)
+#define PM800_GPADC3_INT_STS2   (1 << 7)
+
+#define PM800_INT_STATUS3               (0x07)
+
+#define PM800_INT_STATUS4               (0x08)
+#define PM800_GPIO0_INT_STS4            (1 << 0)
+#define PM800_GPIO1_INT_STS4            (1 << 1)
+#define PM800_GPIO2_INT_STS4            (1 << 2)
+#define PM800_GPIO3_INT_STS4            (1 << 3)
+#define PM800_GPIO4_INT_STS4            (1 << 4)
+
+#define PM800_INT_ENA_1         (0x09)
+#define PM800_ONKEY_INT_ENA1            (1 << 0)
+#define PM800_EXTON_INT_ENA1            (1 << 1)
+#define PM800_CHG_INT_ENA1                      (1 << 2)
+#define PM800_BAT_INT_ENA1                      (1 << 3)
+#define PM800_RTC_INT_ENA1                      (1 << 4)
+#define PM800_CLASSD_OC_INT_ENA1        (1 << 5)
+
+#define PM800_INT_ENA_2         (0x0A)
+#define PM800_VBAT_INT_ENA2             (1 << 0)
+#define PM800_VSYS_INT_ENA2             (1 << 1)
+#define PM800_VCHG_INT_ENA2             (1 << 2)
+#define PM800_TINT_INT_ENA2             (1 << 3)
+
+#define PM800_INT_ENA_3         (0x0B)
+#define PM800_GPADC0_INT_ENA3           (1 << 0)
+#define PM800_GPADC1_INT_ENA3           (1 << 1)
+#define PM800_GPADC2_INT_ENA3           (1 << 2)
+#define PM800_GPADC3_INT_ENA3           (1 << 3)
+#define PM800_GPADC4_INT_ENA3           (1 << 4)
+
+#define PM800_INT_ENA_4         (0x0C)
+#define PM800_GPIO0_INT_ENA4            (1 << 0)
+#define PM800_GPIO1_INT_ENA4            (1 << 1)
+#define PM800_GPIO2_INT_ENA4            (1 << 2)
+#define PM800_GPIO3_INT_ENA4            (1 << 3)
+#define PM800_GPIO4_INT_ENA4            (1 << 4)
+
+/* number of INT_ENA & INT_STATUS regs */
+#define PM800_INT_REG_NUM                       (4)
+
+/* Interrupt Number in 88PM800 */
+enum {
+        PM800_IRQ_ONKEY,        /*EN1b0 *//*0 */
+        PM800_IRQ_EXTON,        /*EN1b1 */
+        PM800_IRQ_CHG,          /*EN1b2 */
+        PM800_IRQ_BAT,          /*EN1b3 */
+        PM800_IRQ_RTC,          /*EN1b4 */
+        PM800_IRQ_CLASSD,       /*EN1b5 *//*5 */
+        PM800_IRQ_VBAT,         /*EN2b0 */
+        PM800_IRQ_VSYS,         /*EN2b1 */
+        PM800_IRQ_VCHG,         /*EN2b2 */
+        PM800_IRQ_TINT,         /*EN2b3 */
+        PM800_IRQ_GPADC0,       /*EN3b0 *//*10 */
+        PM800_IRQ_GPADC1,       /*EN3b1 */
+        PM800_IRQ_GPADC2,       /*EN3b2 */
+        PM800_IRQ_GPADC3,       /*EN3b3 */
+        PM800_IRQ_GPADC4,       /*EN3b4 */
+        PM800_IRQ_GPIO0,        /*EN4b0 *//*15 */
+        PM800_IRQ_GPIO1,        /*EN4b1 */
+        PM800_IRQ_GPIO2,        /*EN4b2 */
+        PM800_IRQ_GPIO3,        /*EN4b3 */
+        PM800_IRQ_GPIO4,        /*EN4b4 *//*19 */
+        PM800_MAX_IRQ,
+};
+
+enum {
+        /* Procida */
+        PM800_CHIP_A0  = 0x60,
+        PM800_CHIP_A1  = 0x61,
+        PM800_CHIP_B0  = 0x62,
+        PM800_CHIP_C0  = 0x63,
+        PM800_CHIP_END = PM800_CHIP_C0,
+
+        /* Make sure to update this to the last stepping */
+        PM8XXX_CHIP_END = PM800_CHIP_END
+};
+
+static const struct i2c_device_id pm80x_id_table[] = {
+        {"88PM800", CHIP_PM800},
+        {} /* NULL terminated */
+};
+MODULE_DEVICE_TABLE(i2c, pm80x_id_table);
+
+static struct resource rtc_resources[] = {
+        {
+         .name = "88pm80x-rtc",
+         .start = PM800_IRQ_RTC,
+         .end = PM800_IRQ_RTC,
+         .flags = IORESOURCE_IRQ,
+         },
+};
+
+static struct mfd_cell rtc_devs[] = {
+        {
+         .name = "88pm80x-rtc",
+         .num_resources = ARRAY_SIZE(rtc_resources),
+         .resources = &rtc_resources[0],
+         .id = -1,
+         },
+};
+
+static struct resource onkey_resources[] = {
+        {
+         .name = "88pm80x-onkey",
+         .start = PM800_IRQ_ONKEY,
+         .end = PM800_IRQ_ONKEY,
+         .flags = IORESOURCE_IRQ,
+         },
+};
+
+static struct mfd_cell onkey_devs[] = {
+        {
+         .name = "88pm80x-onkey",
+         .num_resources = 1,
+         .resources = &onkey_resources[0],
+         .id = -1,
+         },
+};
+
+static const struct regmap_irq pm800_irqs[] = {
+        /* INT0 */
+        [PM800_IRQ_ONKEY] = {
+                .mask = PM800_ONKEY_INT_ENA1,
+        },
+        [PM800_IRQ_EXTON] = {
+                .mask = PM800_EXTON_INT_ENA1,
+        },
+        [PM800_IRQ_CHG] = {
+                .mask = PM800_CHG_INT_ENA1,
+        },
+        [PM800_IRQ_BAT] = {
+                .mask = PM800_BAT_INT_ENA1,
+        },
+        [PM800_IRQ_RTC] = {
+                .mask = PM800_RTC_INT_ENA1,
+        },
+        [PM800_IRQ_CLASSD] = {
+                .mask = PM800_CLASSD_OC_INT_ENA1,
+        },
+        /* INT1 */
+        [PM800_IRQ_VBAT] = {
+                .reg_offset = 1,
+                .mask = PM800_VBAT_INT_ENA2,
+        },
+        [PM800_IRQ_VSYS] = {
+                .reg_offset = 1,
+                .mask = PM800_VSYS_INT_ENA2,
+        },
+        [PM800_IRQ_VCHG] = {
+                .reg_offset = 1,
+                .mask = PM800_VCHG_INT_ENA2,
+        },
+        [PM800_IRQ_TINT] = {
+                .reg_offset = 1,
+                .mask = PM800_TINT_INT_ENA2,
+        },
+        /* INT2 */
+        [PM800_IRQ_GPADC0] = {
+                .reg_offset = 2,
+                .mask = PM800_GPADC0_INT_ENA3,
+        },
+        [PM800_IRQ_GPADC1] = {
+                .reg_offset = 2,
+                .mask = PM800_GPADC1_INT_ENA3,
+        },
+        [PM800_IRQ_GPADC2] = {
+                .reg_offset = 2,
+                .mask = PM800_GPADC2_INT_ENA3,
+        },
+        [PM800_IRQ_GPADC3] = {
+                .reg_offset = 2,
+                .mask = PM800_GPADC3_INT_ENA3,
+        },
+        [PM800_IRQ_GPADC4] = {
+                .reg_offset = 2,
+                .mask = PM800_GPADC4_INT_ENA3,
+        },
+        /* INT3 */
+        [PM800_IRQ_GPIO0] = {
+                .reg_offset = 3,
+                .mask = PM800_GPIO0_INT_ENA4,
+        },
+        [PM800_IRQ_GPIO1] = {
+                .reg_offset = 3,
+                .mask = PM800_GPIO1_INT_ENA4,
+        },
+        [PM800_IRQ_GPIO2] = {
+                .reg_offset = 3,
+                .mask = PM800_GPIO2_INT_ENA4,
+        },
+        [PM800_IRQ_GPIO3] = {
+                .reg_offset = 3,
+                .mask = PM800_GPIO3_INT_ENA4,
+        },
+        [PM800_IRQ_GPIO4] = {
+                .reg_offset = 3,
+                .mask = PM800_GPIO4_INT_ENA4,
+        },
+};
+
+static int __devinit device_gpadc_init(struct pm80x_chip *chip,
+                                       struct pm80x_platform_data *pdata)
+{
+        struct pm80x_subchip *subchip = chip->subchip;
+        struct regmap *map = subchip->regmap_gpadc;
+        int data = 0, mask = 0, ret = 0;
+
+        if (!map) {
+                dev_warn(chip->dev,
+                         "Warning: gpadc regmap is not available!\n");
+                return -EINVAL;
+        }
+        /*
+         * initialize GPADC without activating it turn on GPADC
+         * measurments
+         */
+        ret = regmap_update_bits(map,
+                                 PM800_GPADC_MISC_CONFIG2,
+                                 PM800_GPADC_MISC_GPFSM_EN,
+                                 PM800_GPADC_MISC_GPFSM_EN);
+        if (ret < 0)
+                goto out;
+        /*
+         * This function configures the ADC as requires for
+         * CP implementation.CP does not "own" the ADC configuration
+         * registers and relies on AP.
+         * Reason: enable automatic ADC measurements needed
+         * for CP to get VBAT and RF temperature readings.
+         */
+        ret = regmap_update_bits(map, PM800_GPADC_MEAS_EN1,
+                                 PM800_MEAS_EN1_VBAT, PM800_MEAS_EN1_VBAT);
+        if (ret < 0)
+                goto out;
+        ret = regmap_update_bits(map, PM800_GPADC_MEAS_EN2,
+                                 (PM800_MEAS_EN2_RFTMP | PM800_MEAS_GP0_EN),
+                                 (PM800_MEAS_EN2_RFTMP | PM800_MEAS_GP0_EN));
+        if (ret < 0)
+                goto out;
+
+        /*
+         * the defult of PM800 is GPADC operates at 100Ks/s rate
+         * and Number of GPADC slots with active current bias prior
+         * to GPADC sampling = 1 slot for all GPADCs set for
+         * Temprature mesurmants
+         */
+        mask = (PM800_GPADC_GP_BIAS_EN0 | PM800_GPADC_GP_BIAS_EN1 |
+                PM800_GPADC_GP_BIAS_EN2 | PM800_GPADC_GP_BIAS_EN3);
+
+        if (pdata && (pdata->batt_det == 0))
+                data = (PM800_GPADC_GP_BIAS_EN0 | PM800_GPADC_GP_BIAS_EN1 |
+                        PM800_GPADC_GP_BIAS_EN2 | PM800_GPADC_GP_BIAS_EN3);
+        else
+                data = (PM800_GPADC_GP_BIAS_EN0 | PM800_GPADC_GP_BIAS_EN2 |
+                        PM800_GPADC_GP_BIAS_EN3);
+
+        ret = regmap_update_bits(map, PM800_GP_BIAS_ENA1, mask, data);
+        if (ret < 0)
+                goto out;
+
+        dev_info(chip->dev, "pm800 device_gpadc_init: Done\n");
+        return 0;
+
+out:
+        dev_info(chip->dev, "pm800 device_gpadc_init: Failed!\n");
+        return ret;
+}
+
+static int __devinit device_irq_init_800(struct pm80x_chip *chip)
+{
+        struct regmap *map = chip->regmap;
+        unsigned long flags = IRQF_TRIGGER_FALLING | IRQF_ONESHOT;
+        int data, mask, ret = -EINVAL;
+
+        if (!map || !chip->irq) {
+                dev_err(chip->dev, "incorrect parameters\n");
+                return -EINVAL;
+        }
+
+        /*
+         * irq_mode defines the way of clearing interrupt. it's read-clear by
+         * default.
+         */
+        mask =
+            PM800_WAKEUP2_INV_INT | PM800_WAKEUP2_INT_CLEAR |
+            PM800_WAKEUP2_INT_MASK;
+
+        data = PM800_WAKEUP2_INT_CLEAR;
+        ret = regmap_update_bits(map, PM800_WAKEUP2, mask, data);
+
+        if (ret < 0)
+                goto out;
+
+        ret =
+            regmap_add_irq_chip(chip->regmap, chip->irq, flags, -1,
+                                chip->regmap_irq_chip, &chip->irq_data);
+
+out:
+        return ret;
+}
+
+static void device_irq_exit_800(struct pm80x_chip *chip)
+{
+        regmap_del_irq_chip(chip->irq, chip->irq_data);
+}
+
+static struct regmap_irq_chip pm800_irq_chip = {
+        .name = "88pm800",
+        .irqs = pm800_irqs,
+        .num_irqs = ARRAY_SIZE(pm800_irqs),
+
+        .num_regs = 4,
+        .status_base = PM800_INT_STATUS1,
+        .mask_base = PM800_INT_ENA_1,
+        .ack_base = PM800_INT_STATUS1,
+};
+
+static int pm800_pages_init(struct pm80x_chip *chip)
+{
+        struct pm80x_subchip *subchip;
+        struct i2c_client *client = chip->client;
+
+        subchip = chip->subchip;
+        /* PM800 block power: i2c addr 0x31 */
+        if (subchip->power_page_addr) {
+                subchip->power_page =
+                    i2c_new_dummy(client->adapter, subchip->power_page_addr);
+                subchip->regmap_power =
+                    devm_regmap_init_i2c(subchip->power_page,
+                                         &pm80x_regmap_config);
+                i2c_set_clientdata(subchip->power_page, chip);
+        } else
+                dev_info(chip->dev,
+                         "PM800 block power 0x31: No power_page_addr\n");
+
+        /* PM800 block GPADC: i2c addr 0x32 */
+        if (subchip->gpadc_page_addr) {
+                subchip->gpadc_page = i2c_new_dummy(client->adapter,
+                                                    subchip->gpadc_page_addr);
+                subchip->regmap_gpadc =
+                    devm_regmap_init_i2c(subchip->gpadc_page,
+                                         &pm80x_regmap_config);
+                i2c_set_clientdata(subchip->gpadc_page, chip);
+        } else
+                dev_info(chip->dev,
+                         "PM800 block GPADC 0x32: No gpadc_page_addr\n");
+
+        return 0;
+}
+
+static void pm800_pages_exit(struct pm80x_chip *chip)
+{
+        struct pm80x_subchip *subchip;
+
+        regmap_exit(chip->regmap);
+        i2c_unregister_device(chip->client);
+
+        subchip = chip->subchip;
+        if (subchip->power_page) {
+                regmap_exit(subchip->regmap_power);
+                i2c_unregister_device(subchip->power_page);
+        }
+        if (subchip->gpadc_page) {
+                regmap_exit(subchip->regmap_gpadc);
+                i2c_unregister_device(subchip->gpadc_page);
+        }
+}
+
+static int __devinit device_800_init(struct pm80x_chip *chip,
+                                     struct pm80x_platform_data *pdata)
+{
+        int ret, pmic_id;
+        unsigned int val;
+
+        ret = regmap_read(chip->regmap, PM800_CHIP_ID, &val);
+        if (ret < 0) {
+                dev_err(chip->dev, "Failed to read CHIP ID: %d\n", ret);
+                goto out;
+        }
+
+        pmic_id = val & PM80X_VERSION_MASK;
+
+        if ((pmic_id >= PM800_CHIP_A0) && (pmic_id <= PM800_CHIP_END)) {
+                chip->version = val;
+                dev_info(chip->dev,
+                         "88PM80x:Marvell 88PM800 (ID:0x%x) detected\n", val);
+        } else {
+                dev_err(chip->dev,
+                        "Failed to detect Marvell 88PM800:ChipID[0x%x]\n", val);
+                ret = -EINVAL;
+                goto out;
+        }
+
+        /*
+         * alarm wake up bit will be clear in device_irq_init(),
+         * read before that
+         */
+        ret = regmap_read(chip->regmap, PM800_RTC_CONTROL, &val);
+        if (ret < 0) {
+                dev_err(chip->dev, "Failed to read RTC register: %d\n", ret);
+                goto out;
+        }
+        if (val & PM800_ALARM_WAKEUP) {
+                if (pdata && pdata->rtc)
+                        pdata->rtc->rtc_wakeup = 1;
+        }
+
+        ret = device_gpadc_init(chip, pdata);
+        if (ret < 0) {
+                dev_err(chip->dev, "[%s]Failed to init gpadc\n", __func__);
+                goto out;
+        }
+
+        chip->regmap_irq_chip = &pm800_irq_chip;
+
+        ret = device_irq_init_800(chip);
+        if (ret < 0) {
+                dev_err(chip->dev, "[%s]Failed to init pm800 irq\n", __func__);
+                goto out;
+        }
+
+        ret =
+            mfd_add_devices(chip->dev, 0, &onkey_devs[0],
+                            ARRAY_SIZE(onkey_devs), &onkey_resources[0], 0);
+        if (ret < 0) {
+                dev_err(chip->dev, "Failed to add onkey subdev\n");
+                goto out_dev;
+        } else
+                dev_info(chip->dev, "[%s]:Added mfd onkey_devs\n", __func__);
+
+        if (pdata && pdata->rtc) {
+                rtc_devs[0].platform_data = pdata->rtc;
+                rtc_devs[0].pdata_size = sizeof(struct pm80x_rtc_pdata);
+                ret = mfd_add_devices(chip->dev, 0, &rtc_devs[0],
+                                      ARRAY_SIZE(rtc_devs), NULL, 0);
+                if (ret < 0) {
+                        dev_err(chip->dev, "Failed to add rtc subdev\n");
+                        goto out_dev;
+                } else
+                        dev_info(chip->dev,
+                                 "[%s]:Added mfd rtc_devs\n", __func__);
+        }
+
+        return 0;
+out_dev:
+        mfd_remove_devices(chip->dev);
+        device_irq_exit_800(chip);
+out:
+        return ret;
+}
+
+static int __devinit pm800_probe(struct i2c_client *client,
+                                 const struct i2c_device_id *id)
+{
+        int ret = 0;
+        struct pm80x_chip *chip;
+        struct pm80x_platform_data *pdata = client->dev.platform_data;
+        struct pm80x_subchip *subchip;
+
+        ret = pm80x_init(client, id);
+        if (ret) {
+                dev_err(&client->dev, "pm800_init fail\n");
+                goto out_init;
+        }
+
+        chip = i2c_get_clientdata(client);
+
+        /* init subchip for PM800 */
+        subchip =
+            devm_kzalloc(&client->dev, sizeof(struct pm80x_subchip),
+                         GFP_KERNEL);
+        if (!subchip) {
+                ret = -ENOMEM;
+                goto err_subchip_alloc;
+        }
+
+        subchip->power_page_addr = pdata->power_page_addr;
+        subchip->gpadc_page_addr = pdata->gpadc_page_addr;
+        chip->subchip = subchip;
+
+        ret = device_800_init(chip, pdata);
+        if (ret) {
+                dev_err(chip->dev, "%s id 0x%x failed!\n", __func__, chip->id);
+                goto err_800_init;
+        }
+
+        ret = pm800_pages_init(chip);
+        if (ret) {
+                dev_err(&client->dev, "pm800_pages_init failed!\n");
+                goto err_page_init;
+        }
+
+        if (pdata->plat_config)
+                pdata->plat_config(chip, pdata);
+
+err_page_init:
+        mfd_remove_devices(chip->dev);
+        device_irq_exit_800(chip);
+err_800_init:
+        devm_kfree(&client->dev, subchip);
+err_subchip_alloc:
+        pm80x_deinit(client);
+out_init:
+        return ret;
+}
+
+static int __devexit pm800_remove(struct i2c_client *client)
+{
+        struct pm80x_chip *chip = i2c_get_clientdata(client);
+
+        mfd_remove_devices(chip->dev);
+        device_irq_exit_800(chip);
+
+        pm800_pages_exit(chip);
+        devm_kfree(&client->dev, chip->subchip);
+
+        pm80x_deinit(client);
+
+        return 0;
+}
+
+static struct i2c_driver pm800_driver = {
+        .driver = {
+                .name = "88PM80X",
+                .owner = THIS_MODULE,
+                .pm = &pm80x_pm_ops,
+                },
+        .probe = pm800_probe,
+        .remove = __devexit_p(pm800_remove),
+        .id_table = pm80x_id_table,
+};
+
+static int __init pm800_i2c_init(void)
+{
+        return i2c_add_driver(&pm800_driver);
+}
+subsys_initcall(pm800_i2c_init);
+
+static void __exit pm800_i2c_exit(void)
+{
+        i2c_del_driver(&pm800_driver);
+}
+module_exit(pm800_i2c_exit);
+
+MODULE_DESCRIPTION("PMIC Driver for Marvell 88PM800");
+MODULE_AUTHOR("Qiao Zhou <zhouqiao@marvell.com>");
+MODULE_LICENSE("GPL");
diff --git a/drivers/mfd/88pm805.c b/drivers/mfd/88pm805.c
new file mode 100644
index 000000000000..6146583589f6
--- /dev/null
+++ b/drivers/mfd/88pm805.c
@@ -0,0 +1,301 @@
+/*
+ * Base driver for Marvell 88PM805
+ *
+ * Copyright (C) 2012 Marvell International Ltd.
+ * Haojian Zhuang <haojian.zhuang@marvell.com>
+ * Joseph(Yossi) Hanin <yhanin@marvell.com>
+ * Qiao Zhou <zhouqiao@marvell.com>
+ *
+ * This file is subject to the terms and conditions of the GNU General
+ * Public License. See the file "COPYING" in the main directory of this
+ * archive for more details.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
+ */
+
+#include <linux/kernel.h>
+#include <linux/module.h>
+#include <linux/i2c.h>
+#include <linux/irq.h>
+#include <linux/mfd/core.h>
+#include <linux/mfd/88pm80x.h>
+#include <linux/slab.h>
+#include <linux/delay.h>
+
+#define PM805_CHIP_ID                   (0x00)
+
+static const struct i2c_device_id pm80x_id_table[] = {
+        {"88PM805", CHIP_PM805},
+        {} /* NULL terminated */
+};
+MODULE_DEVICE_TABLE(i2c, pm80x_id_table);
+
+/* Interrupt Number in 88PM805 */
+enum {
+        PM805_IRQ_LDO_OFF,      /*0 */
+        PM805_IRQ_SRC_DPLL_LOCK,        /*1 */
+        PM805_IRQ_CLIP_FAULT,
+        PM805_IRQ_MIC_CONFLICT,
+        PM805_IRQ_HP2_SHRT,
+        PM805_IRQ_HP1_SHRT,     /*5 */
+        PM805_IRQ_FINE_PLL_FAULT,
+        PM805_IRQ_RAW_PLL_FAULT,
+        PM805_IRQ_VOLP_BTN_DET,
+        PM805_IRQ_VOLM_BTN_DET,
+        PM805_IRQ_SHRT_BTN_DET, /*10 */
+        PM805_IRQ_MIC_DET,      /*11 */
+
+        PM805_MAX_IRQ,
+};
+
+static struct resource codec_resources[] = {
+        {
+         /* Headset microphone insertion or removal */
+         .name = "micin",
+         .start = PM805_IRQ_MIC_DET,
+         .end = PM805_IRQ_MIC_DET,
+         .flags = IORESOURCE_IRQ,
+         },
+        {
+         /* Audio short HP1 */
+         .name = "audio-short1",
+         .start = PM805_IRQ_HP1_SHRT,
+         .end = PM805_IRQ_HP1_SHRT,
+         .flags = IORESOURCE_IRQ,
+         },
+        {
+         /* Audio short HP2 */
+         .name = "audio-short2",
+         .start = PM805_IRQ_HP2_SHRT,
+         .end = PM805_IRQ_HP2_SHRT,
+         .flags = IORESOURCE_IRQ,
+         },
+};
+
+static struct mfd_cell codec_devs[] = {
+        {
+         .name = "88pm80x-codec",
+         .num_resources = ARRAY_SIZE(codec_resources),
+         .resources = &codec_resources[0],
+         .id = -1,
+         },
+};
+
+static struct regmap_irq pm805_irqs[] = {
+        /* INT0 */
+        [PM805_IRQ_LDO_OFF] = {
+                .mask = PM805_INT1_HP1_SHRT,
+        },
+        [PM805_IRQ_SRC_DPLL_LOCK] = {
+                .mask = PM805_INT1_HP2_SHRT,
+        },
+        [PM805_IRQ_CLIP_FAULT] = {
+                .mask = PM805_INT1_MIC_CONFLICT,
+        },
+        [PM805_IRQ_MIC_CONFLICT] = {
+                .mask = PM805_INT1_CLIP_FAULT,
+        },
+        [PM805_IRQ_HP2_SHRT] = {
+                .mask = PM805_INT1_LDO_OFF,
+        },
+        [PM805_IRQ_HP1_SHRT] = {
+                .mask = PM805_INT1_SRC_DPLL_LOCK,
+        },
+        /* INT1 */
+        [PM805_IRQ_FINE_PLL_FAULT] = {
+                .reg_offset = 1,
+                .mask = PM805_INT2_MIC_DET,
+        },
+        [PM805_IRQ_RAW_PLL_FAULT] = {
+                .reg_offset = 1,
+                .mask = PM805_INT2_SHRT_BTN_DET,
+        },
+        [PM805_IRQ_VOLP_BTN_DET] = {
+                .reg_offset = 1,
+                .mask = PM805_INT2_VOLM_BTN_DET,
+        },
+        [PM805_IRQ_VOLM_BTN_DET] = {
+                .reg_offset = 1,
+                .mask = PM805_INT2_VOLP_BTN_DET,
+        },
+        [PM805_IRQ_SHRT_BTN_DET] = {
+                .reg_offset = 1,
+                .mask = PM805_INT2_RAW_PLL_FAULT,
+        },
+        [PM805_IRQ_MIC_DET] = {
+                .reg_offset = 1,
+                .mask = PM805_INT2_FINE_PLL_FAULT,
+        },
+};
+
+static int __devinit device_irq_init_805(struct pm80x_chip *chip)
+{
+        struct regmap *map = chip->regmap;
+        unsigned long flags = IRQF_TRIGGER_FALLING | IRQF_ONESHOT;
+        int data, mask, ret = -EINVAL;
+
+        if (!map || !chip->irq) {
+                dev_err(chip->dev, "incorrect parameters\n");
+                return -EINVAL;
+        }
+
+        /*
+         * irq_mode defines the way of clearing interrupt. it's read-clear by
+         * default.
+         */
+        mask =
+            PM805_STATUS0_INT_CLEAR | PM805_STATUS0_INV_INT |
+            PM800_STATUS0_INT_MASK;
+
+        data = PM805_STATUS0_INT_CLEAR;
+        ret = regmap_update_bits(map, PM805_INT_STATUS0, mask, data);
+        /*
+         * PM805_INT_STATUS is under 32K clock domain, so need to
+         * add proper delay before the next I2C register access.
+         */
+        msleep(1);
+
+        if (ret < 0)
+                goto out;
+
+        ret =
+            regmap_add_irq_chip(chip->regmap, chip->irq, flags, -1,
+                                chip->regmap_irq_chip, &chip->irq_data);
+
+out:
+        return ret;
+}
+
+static void device_irq_exit_805(struct pm80x_chip *chip)
+{
+        regmap_del_irq_chip(chip->irq, chip->irq_data);
+}
+
+static struct regmap_irq_chip pm805_irq_chip = {
+        .name = "88pm805",
+        .irqs = pm805_irqs,
+        .num_irqs = ARRAY_SIZE(pm805_irqs),
+
+        .num_regs = 2,
+        .status_base = PM805_INT_STATUS1,
+        .mask_base = PM805_INT_MASK1,
+        .ack_base = PM805_INT_STATUS1,
+};
+
+static int __devinit device_805_init(struct pm80x_chip *chip)
+{
+        int ret = 0;
+        unsigned int val;
+        struct regmap *map = chip->regmap;
+
+        if (!map) {
+                dev_err(chip->dev, "regmap is invalid\n");
+                return -EINVAL;
+        }
+
+        ret = regmap_read(map, PM805_CHIP_ID, &val);
+        if (ret < 0) {
+                dev_err(chip->dev, "Failed to read CHIP ID: %d\n", ret);
+                goto out_irq_init;
+        }
+        chip->version = val;
+
+        chip->regmap_irq_chip = &pm805_irq_chip;
+
+        ret = device_irq_init_805(chip);
+        if (ret < 0) {
+                dev_err(chip->dev, "Failed to init pm805 irq!\n");
+                goto out_irq_init;
+        }
+
+        ret = mfd_add_devices(chip->dev, 0, &codec_devs[0],
+                              ARRAY_SIZE(codec_devs), &codec_resources[0], 0);
+        if (ret < 0) {
+                dev_err(chip->dev, "Failed to add codec subdev\n");
+                goto out_codec;
+        } else
+                dev_info(chip->dev, "[%s]:Added mfd codec_devs\n", __func__);
+
+        return 0;
+
+out_codec:
+        device_irq_exit_805(chip);
+out_irq_init:
+        return ret;
+}
+
+static int __devinit pm805_probe(struct i2c_client *client,
+                                 const struct i2c_device_id *id)
+{
+        int ret = 0;
+        struct pm80x_chip *chip;
+        struct pm80x_platform_data *pdata = client->dev.platform_data;
+
+        ret = pm80x_init(client, id);
+        if (ret) {
+                dev_err(&client->dev, "pm805_init fail!\n");
+                goto out_init;
+        }
+
+        chip = i2c_get_clientdata(client);
+
+        ret = device_805_init(chip);
+        if (ret) {
+                dev_err(chip->dev, "%s id 0x%x failed!\n", __func__, chip->id);
+                goto err_805_init;
+        }
+
+        if (pdata->plat_config)
+                pdata->plat_config(chip, pdata);
+
+err_805_init:
+        pm80x_deinit(client);
+out_init:
+        return ret;
+}
+
+static int __devexit pm805_remove(struct i2c_client *client)
+{
+        struct pm80x_chip *chip = i2c_get_clientdata(client);
+
+        mfd_remove_devices(chip->dev);
+        device_irq_exit_805(chip);
+
+        pm80x_deinit(client);
+
+        return 0;
+}
+
+static struct i2c_driver pm805_driver = {
+        .driver = {
+                .name = "88PM80X",
+                .owner = THIS_MODULE,
+                .pm = &pm80x_pm_ops,
+                },
+        .probe = pm805_probe,
+        .remove = __devexit_p(pm805_remove),
+        .id_table = pm80x_id_table,
+};
+
+static int __init pm805_i2c_init(void)
+{
+        return i2c_add_driver(&pm805_driver);
+}
+subsys_initcall(pm805_i2c_init);
+
+static void __exit pm805_i2c_exit(void)
+{
+        i2c_del_driver(&pm805_driver);
+}
+module_exit(pm805_i2c_exit);
+
+MODULE_DESCRIPTION("PMIC Driver for Marvell 88PM805");
+MODULE_AUTHOR("Qiao Zhou <zhouqiao@marvell.com>");
+MODULE_LICENSE("GPL");
diff --git a/drivers/mfd/88pm80x.c b/drivers/mfd/88pm80x.c
new file mode 100644
index 000000000000..cd0bf527d764
--- /dev/null
+++ b/drivers/mfd/88pm80x.c
@@ -0,0 +1,145 @@
+/*
+ * I2C driver for Marvell 88PM80x
+ *
+ * Copyright (C) 2012 Marvell International Ltd.
+ * Haojian Zhuang <haojian.zhuang@marvell.com>
+ * Joseph(Yossi) Hanin <yhanin@marvell.com>
+ * Qiao Zhou <zhouqiao@marvell.com>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+#include <linux/kernel.h>
+#include <linux/module.h>
+#include <linux/i2c.h>
+#include <linux/mfd/88pm80x.h>
+#include <linux/slab.h>
+#include <linux/uaccess.h>
+#include <linux/err.h>
+
+/*
+ * workaround: some registers needed by pm805 are defined in pm800, so
+ * need to use this global variable to maintain the relation between
+ * pm800 and pm805. would remove it after HW chip fixes the issue.
+ */
+static struct pm80x_chip *g_pm80x_chip;
+
+const struct regmap_config pm80x_regmap_config = {
+        .reg_bits = 8,
+        .val_bits = 8,
+};
+EXPORT_SYMBOL_GPL(pm80x_regmap_config);
+
+int __devinit pm80x_init(struct i2c_client *client,
+                                 const struct i2c_device_id *id)
+{
+        struct pm80x_chip *chip;
+        struct regmap *map;
+        int ret = 0;
+
+        chip =
+            devm_kzalloc(&client->dev, sizeof(struct pm80x_chip), GFP_KERNEL);
+        if (!chip)
+                return -ENOMEM;
+
+        map = devm_regmap_init_i2c(client, &pm80x_regmap_config);
+        if (IS_ERR(map)) {
+                ret = PTR_ERR(map);
+                dev_err(&client->dev, "Failed to allocate register map: %d\n",
+                        ret);
+                goto err_regmap_init;
+        }
+
+        chip->id = id->driver_data;
+        if (chip->id < CHIP_PM800 || chip->id > CHIP_PM805) {
+                ret = -EINVAL;
+                goto err_chip_id;
+        }
+
+        chip->client = client;
+        chip->regmap = map;
+
+        chip->irq = client->irq;
+
+        chip->dev = &client->dev;
+        dev_set_drvdata(chip->dev, chip);
+        i2c_set_clientdata(chip->client, chip);
+
+        device_init_wakeup(&client->dev, 1);
+
+        /*
+         * workaround: set g_pm80x_chip to the first probed chip. if the
+         * second chip is probed, just point to the companion to each
+         * other so that pm805 can access those specific register. would
+         * remove it after HW chip fixes the issue.
+         */
+        if (!g_pm80x_chip)
+                g_pm80x_chip = chip;
+        else {
+                chip->companion = g_pm80x_chip->client;
+                g_pm80x_chip->companion = chip->client;
+        }
+
+        return 0;
+
+err_chip_id:
+        regmap_exit(map);
+err_regmap_init:
+        devm_kfree(&client->dev, chip);
+        return ret;
+}
+EXPORT_SYMBOL_GPL(pm80x_init);
+
+int pm80x_deinit(struct i2c_client *client)
+{
+        struct pm80x_chip *chip = i2c_get_clientdata(client);
+
+        /*
+         * workaround: clear the dependency between pm800 and pm805.
+         * would remove it after HW chip fixes the issue.
+         */
+        if (g_pm80x_chip->companion)
+                g_pm80x_chip->companion = NULL;
+        else
+                g_pm80x_chip = NULL;
+
+        regmap_exit(chip->regmap);
+        devm_kfree(&client->dev, chip);
+
+        return 0;
+}
+EXPORT_SYMBOL_GPL(pm80x_deinit);
+
+#ifdef CONFIG_PM_SLEEP
+static int pm80x_suspend(struct device *dev)
+{
+        struct i2c_client *client = container_of(dev, struct i2c_client, dev);
+        struct pm80x_chip *chip = i2c_get_clientdata(client);
+
+        if (chip && chip->wu_flag)
+                if (device_may_wakeup(chip->dev))
+                        enable_irq_wake(chip->irq);
+
+        return 0;
+}
+
+static int pm80x_resume(struct device *dev)
+{
+        struct i2c_client *client = container_of(dev, struct i2c_client, dev);
+        struct pm80x_chip *chip = i2c_get_clientdata(client);
+
+        if (chip && chip->wu_flag)
+                if (device_may_wakeup(chip->dev))
+                        disable_irq_wake(chip->irq);
+
+        return 0;
+}
+#endif
+
+SIMPLE_DEV_PM_OPS(pm80x_pm_ops, pm80x_suspend, pm80x_resume);
+EXPORT_SYMBOL_GPL(pm80x_pm_ops);
+
+MODULE_DESCRIPTION("I2C Driver for Marvell 88PM80x");
+MODULE_AUTHOR("Qiao Zhou <zhouqiao@marvell.com>");
+MODULE_LICENSE("GPL");
diff --git a/drivers/mfd/88pm860x-core.c b/drivers/mfd/88pm860x-core.c
index 87bd5ba38d5b..d09918cf1b15 100644
--- a/drivers/mfd/88pm860x-core.c
+++ b/drivers/mfd/88pm860x-core.c
@@ -90,6 +90,10 @@ static struct resource charger_resources[] __devinitdata = {
         {PM8607_IRQ_VCHG, PM8607_IRQ_VCHG, "vchg voltage",    IORESOURCE_IRQ,},
 };
 
+static struct resource preg_resources[] __devinitdata = {
+        {PM8606_ID_PREG,  PM8606_ID_PREG,  "preg",   IORESOURCE_IO,},
+};
+
 static struct resource rtc_resources[] __devinitdata = {
         {PM8607_IRQ_RTC, PM8607_IRQ_RTC, "rtc", IORESOURCE_IRQ,},
 };
@@ -142,9 +146,19 @@ static struct mfd_cell codec_devs[] = {
         {"88pm860x-codec", -1,},
 };
 
+static struct regulator_consumer_supply preg_supply[] = {
+        REGULATOR_SUPPLY("preg", "charger-manager"),
+};
+
+static struct regulator_init_data preg_init_data = {
+        .num_consumer_supplies  = ARRAY_SIZE(preg_supply),
+        .consumer_supplies      = &preg_supply[0],
+};
+
 static struct mfd_cell power_devs[] = {
         {"88pm860x-battery", -1,},
         {"88pm860x-charger", -1,},
+        {"88pm860x-preg",    -1,},
 };
 
 static struct mfd_cell rtc_devs[] = {
@@ -768,6 +782,15 @@ static void __devinit device_power_init(struct pm860x_chip *chip,
                               &charger_resources[0], chip->irq_base);
         if (ret < 0)
                 dev_err(chip->dev, "Failed to add charger subdev\n");
+
+        power_devs[2].platform_data = &preg_init_data;
+        power_devs[2].pdata_size = sizeof(struct regulator_init_data);
+        power_devs[2].num_resources = ARRAY_SIZE(preg_resources);
+        power_devs[2].resources = &preg_resources[0],
+        ret = mfd_add_devices(chip->dev, 0, &power_devs[2], 1,
+                              &preg_resources[0], chip->irq_base);
+        if (ret < 0)
+                dev_err(chip->dev, "Failed to add preg subdev\n");
 }
 
 static void __devinit device_onkey_init(struct pm860x_chip *chip,
diff --git a/drivers/mfd/Kconfig b/drivers/mfd/Kconfig
index 4fdc04ef37c2..d1facef28a60 100644
--- a/drivers/mfd/Kconfig
+++ b/drivers/mfd/Kconfig
@@ -7,6 +7,7 @@ menu "Multifunction device drivers"
 
 config MFD_CORE
         tristate
+        select IRQ_DOMAIN
         default n
 
 config MFD_88PM860X
@@ -20,6 +21,30 @@ config MFD_88PM860X
           select individual components like voltage regulators, RTC and
           battery-charger under the corresponding menus.
 
+config MFD_88PM800
+        tristate "Support Marvell 88PM800"
+        depends on I2C=y && GENERIC_HARDIRQS
+        select REGMAP_I2C
+        select REGMAP_IRQ
+        select MFD_CORE
+        help
+          This supports for Marvell 88PM800 Power Management IC.
+          This includes the I2C driver and the core APIs _only_, you have to
+          select individual components like voltage regulators, RTC and
+          battery-charger under the corresponding menus.
+
+config MFD_88PM805
+        tristate "Support Marvell 88PM805"
+        depends on I2C=y && GENERIC_HARDIRQS
+        select REGMAP_I2C
+        select REGMAP_IRQ
+        select MFD_CORE
+        help
+          This supports for Marvell 88PM805 Power Management IC. This includes
+          the I2C driver and the core APIs _only_, you have to select individual
+          components like codec device, headset/Mic device under the
+          corresponding menus.
+
 config MFD_SM501
         tristate "Support for Silicon Motion SM501"
          ---help---
@@ -173,8 +198,9 @@ config MFD_TPS65217
 
 config MFD_TPS6586X
         bool "TPS6586x Power Management chips"
-        depends on I2C=y && GPIOLIB && GENERIC_HARDIRQS
+        depends on I2C=y && GENERIC_HARDIRQS
         select MFD_CORE
+        select REGMAP_I2C
         depends on REGULATOR
         help
           If you say yes here you get support for the TPS6586X series of
@@ -424,6 +450,19 @@ config PMIC_ADP5520
           individual components like LCD backlight, LEDs, GPIOs and Kepad
           under the corresponding menus.
 
+config MFD_MAX77686
+        bool "Maxim Semiconductor MAX77686 PMIC Support"
+        depends on I2C=y && GENERIC_HARDIRQS
+        select MFD_CORE
+        select REGMAP_I2C
+        select IRQ_DOMAIN
+        help
+          Say yes here to support for Maxim Semiconductor MAX77686.
+          This is a Power Management IC with RTC on chip.
+          This driver provides common support for accessing the device;
+          additional drivers must be enabled in order to use the functionality
+          of the device.
+
 config MFD_MAX77693
         bool "Maxim Semiconductor MAX77693 PMIC Support"
         depends on I2C=y && GENERIC_HARDIRQS
@@ -451,6 +490,7 @@ config MFD_MAX8997
         bool "Maxim Semiconductor MAX8997/8966 PMIC Support"
         depends on I2C=y && GENERIC_HARDIRQS
         select MFD_CORE
+        select IRQ_DOMAIN
         help
           Say yes here to support for Maxim Semiconductor MAX8997/8966.
           This is a Power Management IC with RTC, Flash, Fuel Gauge, Haptic,
@@ -470,17 +510,56 @@ config MFD_MAX8998
           additional drivers must be enabled in order to use the functionality
           of the device.
 
-config MFD_S5M_CORE
-        bool "SAMSUNG S5M Series Support"
+config MFD_SEC_CORE
+        bool "SAMSUNG Electronics PMIC Series Support"
         depends on I2C=y && GENERIC_HARDIRQS
         select MFD_CORE
         select REGMAP_I2C
+        select REGMAP_IRQ
         help
-         Support for the Samsung Electronics S5M MFD series.
+         Support for the Samsung Electronics MFD series.
          This driver provides common support for accessing the device,
          additional drivers must be enabled in order to use the functionality
          of the device
 
+config MFD_ARIZONA
+        select REGMAP
+        select REGMAP_IRQ
+        select MFD_CORE
+        bool
+
+config MFD_ARIZONA_I2C
+        tristate "Support Wolfson Microelectronics Arizona platform with I2C"
+        select MFD_ARIZONA
+        select MFD_CORE
+        select REGMAP_I2C
+        depends on I2C
+        help
+          Support for the Wolfson Microelectronics Arizona platform audio SoC
+          core functionality controlled via I2C.
+
+config MFD_ARIZONA_SPI
+        tristate "Support Wolfson Microelectronics Arizona platform with SPI"
+        select MFD_ARIZONA
+        select MFD_CORE
+        select REGMAP_SPI
+        depends on SPI_MASTER
+        help
+          Support for the Wolfson Microelectronics Arizona platform audio SoC
+          core functionality controlled via I2C.
+
+config MFD_WM5102
+        bool "Support Wolfson Microelectronics WM5102"
+        depends on MFD_ARIZONA
+        help
+          Support for Wolfson Microelectronics WM5102 low power audio SoC
+
+config MFD_WM5110
+        bool "Support Wolfson Microelectronics WM5110"
+        depends on MFD_ARIZONA
+        help
+          Support for Wolfson Microelectronics WM5110 low power audio SoC
+
 config MFD_WM8400
         bool "Support Wolfson Microelectronics WM8400"
         select MFD_CORE
@@ -698,6 +777,7 @@ config AB8500_CORE
         bool "ST-Ericsson AB8500 Mixed Signal Power Management chip"
         depends on GENERIC_HARDIRQS && ABX500_CORE && MFD_DB8500_PRCMU
         select MFD_CORE
+        select IRQ_DOMAIN
         help
           Select this option to enable access to AB8500 power management
           chip. This connects to U8500 either on the SSP/SPI bus (deprecated
@@ -705,16 +785,6 @@ config AB8500_CORE
           the irq_chip parts for handling the Mixed Signal chip events.
           This chip embeds various other multimedia funtionalities as well.
 
-config AB8500_I2C_CORE
-        bool "AB8500 register access via PRCMU I2C"
-        depends on AB8500_CORE && MFD_DB8500_PRCMU
-        default y
-        help
-          This enables register access to the AB8500 chip via PRCMU I2C.
-          The AB8500 chip can be accessed via SPI or I2C. On DB8500 hardware
-          the I2C bus is connected to the Power Reset
-          and Mangagement Unit, PRCMU.
-
 config AB8500_DEBUG
        bool "Enable debug info via debugfs"
        depends on AB8500_CORE && DEBUG_FS
diff --git a/drivers/mfd/Makefile b/drivers/mfd/Makefile
index 75f6ed68a4b9..79dd22d1dc3d 100644
--- a/drivers/mfd/Makefile
+++ b/drivers/mfd/Makefile
@@ -4,6 +4,8 @@
 
 88pm860x-objs                   := 88pm860x-core.o 88pm860x-i2c.o
 obj-$(CONFIG_MFD_88PM860X)      += 88pm860x.o
+obj-$(CONFIG_MFD_88PM800)       += 88pm800.o 88pm80x.o
+obj-$(CONFIG_MFD_88PM805)       += 88pm805.o 88pm80x.o
 obj-$(CONFIG_MFD_SM501)         += sm501.o
 obj-$(CONFIG_MFD_ASIC3)         += asic3.o tmio_core.o
 
@@ -24,6 +26,16 @@ obj-$(CONFIG_MFD_T7L66XB)	+= t7l66xb.o tmio_core.o
 obj-$(CONFIG_MFD_TC6387XB)      += tc6387xb.o tmio_core.o
 obj-$(CONFIG_MFD_TC6393XB)      += tc6393xb.o tmio_core.o
 
+obj-$(CONFIG_MFD_ARIZONA)       += arizona-core.o
+obj-$(CONFIG_MFD_ARIZONA)       += arizona-irq.o
+obj-$(CONFIG_MFD_ARIZONA_I2C)   += arizona-i2c.o
+obj-$(CONFIG_MFD_ARIZONA_SPI)   += arizona-spi.o
+ifneq ($(CONFIG_MFD_WM5102),n)
+obj-$(CONFIG_MFD_ARIZONA)       += wm5102-tables.o
+endif
+ifneq ($(CONFIG_MFD_WM5110),n)
+obj-$(CONFIG_MFD_ARIZONA)       += wm5110-tables.o
+endif
 obj-$(CONFIG_MFD_WM8400)        += wm8400-core.o
 wm831x-objs                     := wm831x-core.o wm831x-irq.o wm831x-otp.o
 wm831x-objs                     += wm831x-auxadc.o
@@ -78,6 +90,7 @@ obj-$(CONFIG_PMIC_DA9052)	+= da9052-core.o
 obj-$(CONFIG_MFD_DA9052_SPI)    += da9052-spi.o
 obj-$(CONFIG_MFD_DA9052_I2C)    += da9052-i2c.o
 
+obj-$(CONFIG_MFD_MAX77686)      += max77686.o max77686-irq.o
 obj-$(CONFIG_MFD_MAX77693)      += max77693.o max77693-irq.o
 max8925-objs                    := max8925-core.o max8925-i2c.o
 obj-$(CONFIG_MFD_MAX8925)       += max8925.o
@@ -116,6 +129,6 @@ obj-$(CONFIG_MFD_AAT2870_CORE)	+= aat2870-core.o
 obj-$(CONFIG_MFD_INTEL_MSIC)    += intel_msic.o
 obj-$(CONFIG_MFD_PALMAS)        += palmas.o
 obj-$(CONFIG_MFD_RC5T583)       += rc5t583.o rc5t583-irq.o
-obj-$(CONFIG_MFD_S5M_CORE)      += s5m-core.o s5m-irq.o
+obj-$(CONFIG_MFD_SEC_CORE)      += sec-core.o sec-irq.o
 obj-$(CONFIG_MFD_ANATOP)        += anatop-mfd.o
 obj-$(CONFIG_MFD_LM3533)        += lm3533-core.o lm3533-ctrlbank.o
diff --git a/drivers/mfd/ab3100-core.c b/drivers/mfd/ab3100-core.c
index 1efad20fb175..4276aab4f196 100644
--- a/drivers/mfd/ab3100-core.c
+++ b/drivers/mfd/ab3100-core.c
@@ -867,7 +867,7 @@ static int __devinit ab3100_probe(struct i2c_client *client,
         int err;
         int i;
 
-        ab3100 = kzalloc(sizeof(struct ab3100), GFP_KERNEL);
+        ab3100 = devm_kzalloc(&client->dev, sizeof(struct ab3100), GFP_KERNEL);
         if (!ab3100) {
                 dev_err(&client->dev, "could not allocate AB3100 device\n");
                 return -ENOMEM;
@@ -921,7 +921,7 @@ static int __devinit ab3100_probe(struct i2c_client *client,
 
         /* Attach a second dummy i2c_client to the test register address */
         ab3100->testreg_client = i2c_new_dummy(client->adapter,
-                                                     client->addr + 1);
+                                               client->addr + 1);
         if (!ab3100->testreg_client) {
                 err = -ENOMEM;
                 goto exit_no_testreg_client;
@@ -931,13 +931,13 @@ static int __devinit ab3100_probe(struct i2c_client *client,
         if (err)
                 goto exit_no_setup;
 
-        err = request_threaded_irq(client->irq, NULL, ab3100_irq_handler,
-                                IRQF_ONESHOT, "ab3100-core", ab3100);
-        /* This real unpredictable IRQ is of course sampled for entropy */
-        rand_initialize_irq(client->irq);
-
+        err = devm_request_threaded_irq(&client->dev,
+                                        client->irq, NULL, ab3100_irq_handler,
+                                        IRQF_ONESHOT, "ab3100-core", ab3100);
         if (err)
                 goto exit_no_irq;
+        /* This real unpredictable IRQ is of course sampled for entropy */
+        rand_initialize_irq(client->irq);
 
         err = abx500_register_ops(&client->dev, &ab3100_ops);
         if (err)
@@ -962,7 +962,6 @@ static int __devinit ab3100_probe(struct i2c_client *client,
         i2c_unregister_device(ab3100->testreg_client);
  exit_no_testreg_client:
  exit_no_detect:
-        kfree(ab3100);
         return err;
 }
 
@@ -972,16 +971,8 @@ static int __devexit ab3100_remove(struct i2c_client *client)
 
         /* Unregister subdevices */
         mfd_remove_devices(&client->dev);
-
         ab3100_remove_debugfs();
         i2c_unregister_device(ab3100->testreg_client);
-
-        /*
-         * At this point, all subscribers should have unregistered
-         * their notifiers so deactivate IRQ
-         */
-        free_irq(client->irq, ab3100);
-        kfree(ab3100);
         return 0;
 }
 
diff --git a/drivers/mfd/ab8500-core.c b/drivers/mfd/ab8500-core.c
index dac0e2998603..626b4ecaf647 100644
--- a/drivers/mfd/ab8500-core.c
+++ b/drivers/mfd/ab8500-core.c
@@ -11,6 +11,7 @@
 #include <linux/slab.h>
 #include <linux/init.h>
 #include <linux/irq.h>
+#include <linux/irqdomain.h>
 #include <linux/delay.h>
 #include <linux/interrupt.h>
 #include <linux/module.h>
@@ -140,7 +141,7 @@ static const char ab8500_version_str[][7] = {
         [AB8500_VERSION_AB8540] = "AB8540",
 };
 
-static int ab8500_i2c_write(struct ab8500 *ab8500, u16 addr, u8 data)
+static int ab8500_prcmu_write(struct ab8500 *ab8500, u16 addr, u8 data)
 {
         int ret;
 
@@ -150,7 +151,7 @@ static int ab8500_i2c_write(struct ab8500 *ab8500, u16 addr, u8 data)
         return ret;
 }
 
-static int ab8500_i2c_write_masked(struct ab8500 *ab8500, u16 addr, u8 mask,
+static int ab8500_prcmu_write_masked(struct ab8500 *ab8500, u16 addr, u8 mask,
         u8 data)
 {
         int ret;
@@ -162,7 +163,7 @@ static int ab8500_i2c_write_masked(struct ab8500 *ab8500, u16 addr, u8 mask,
         return ret;
 }
 
-static int ab8500_i2c_read(struct ab8500 *ab8500, u16 addr)
+static int ab8500_prcmu_read(struct ab8500 *ab8500, u16 addr)
 {
         int ret;
         u8 data;
@@ -361,7 +362,7 @@ static void ab8500_irq_sync_unlock(struct irq_data *data)
 static void ab8500_irq_mask(struct irq_data *data)
 {
         struct ab8500 *ab8500 = irq_data_get_irq_chip_data(data);
-        int offset = data->irq - ab8500->irq_base;
+        int offset = data->hwirq;
         int index = offset / 8;
         int mask = 1 << (offset % 8);
 
@@ -371,7 +372,7 @@ static void ab8500_irq_mask(struct irq_data *data)
 static void ab8500_irq_unmask(struct irq_data *data)
 {
         struct ab8500 *ab8500 = irq_data_get_irq_chip_data(data);
-        int offset = data->irq - ab8500->irq_base;
+        int offset = data->hwirq;
         int index = offset / 8;
         int mask = 1 << (offset % 8);
 
@@ -510,38 +511,51 @@ static irqreturn_t ab8500_irq(int irq, void *dev)
         return IRQ_HANDLED;
 }
 
-static int ab8500_irq_init(struct ab8500 *ab8500)
+/**
+ * ab8500_irq_get_virq(): Map an interrupt on a chip to a virtual IRQ
+ *
+ * @ab8500: ab8500_irq controller to operate on.
+ * @irq: index of the interrupt requested in the chip IRQs
+ *
+ * Useful for drivers to request their own IRQs.
+ */
+int ab8500_irq_get_virq(struct ab8500 *ab8500, int irq)
 {
-        int base = ab8500->irq_base;
-        int irq;
-        int num_irqs;
+        if (!ab8500)
+                return -EINVAL;
 
-        if (is_ab9540(ab8500))
-                num_irqs = AB9540_NR_IRQS;
-        else if (is_ab8505(ab8500))
-                num_irqs = AB8505_NR_IRQS;
-        else
-                num_irqs = AB8500_NR_IRQS;
+        return irq_create_mapping(ab8500->domain, irq);
+}
+EXPORT_SYMBOL_GPL(ab8500_irq_get_virq);
+
+static int ab8500_irq_map(struct irq_domain *d, unsigned int virq,
+                                irq_hw_number_t hwirq)
+{
+        struct ab8500 *ab8500 = d->host_data;
 
-        for (irq = base; irq < base + num_irqs; irq++) {
-                irq_set_chip_data(irq, ab8500);
-                irq_set_chip_and_handler(irq, &ab8500_irq_chip,
-                                         handle_simple_irq);
-                irq_set_nested_thread(irq, 1);
+        if (!ab8500)
+                return -EINVAL;
+
+        irq_set_chip_data(virq, ab8500);
+        irq_set_chip_and_handler(virq, &ab8500_irq_chip,
+                                handle_simple_irq);
+        irq_set_nested_thread(virq, 1);
 #ifdef CONFIG_ARM
-                set_irq_flags(irq, IRQF_VALID);
+        set_irq_flags(virq, IRQF_VALID);
 #else
-                irq_set_noprobe(irq);
+        irq_set_noprobe(virq);
 #endif
-        }
 
         return 0;
 }
 
-static void ab8500_irq_remove(struct ab8500 *ab8500)
+static struct irq_domain_ops ab8500_irq_ops = {
+        .map    = ab8500_irq_map,
+        .xlate  = irq_domain_xlate_twocell,
+};
+
+static int ab8500_irq_init(struct ab8500 *ab8500, struct device_node *np)
 {
-        int base = ab8500->irq_base;
-        int irq;
         int num_irqs;
 
         if (is_ab9540(ab8500))
@@ -551,13 +565,22 @@ static void ab8500_irq_remove(struct ab8500 *ab8500)
         else
                 num_irqs = AB8500_NR_IRQS;
 
-        for (irq = base; irq < base + num_irqs; irq++) {
-#ifdef CONFIG_ARM
-                set_irq_flags(irq, 0);
-#endif
-                irq_set_chip_and_handler(irq, NULL, NULL);
-                irq_set_chip_data(irq, NULL);
+        if (ab8500->irq_base) {
+                ab8500->domain = irq_domain_add_legacy(
+                        NULL, num_irqs, ab8500->irq_base,
+                        0, &ab8500_irq_ops, ab8500);
+        }
+        else {
+                ab8500->domain = irq_domain_add_linear(
+                        np, num_irqs, &ab8500_irq_ops, ab8500);
+        }
+
+        if (!ab8500->domain) {
+                dev_err(ab8500->dev, "Failed to create irqdomain\n");
+                return -ENOSYS;
         }
+
+        return 0;
 }
 
 int ab8500_suspend(struct ab8500 *ab8500)
@@ -947,54 +970,69 @@ static struct mfd_cell __devinitdata abx500_common_devs[] = {
 #ifdef CONFIG_DEBUG_FS
         {
                 .name = "ab8500-debug",
+                .of_compatible = "stericsson,ab8500-debug",
                 .num_resources = ARRAY_SIZE(ab8500_debug_resources),
                 .resources = ab8500_debug_resources,
         },
 #endif
         {
                 .name = "ab8500-sysctrl",
+                .of_compatible = "stericsson,ab8500-sysctrl",
         },
         {
                 .name = "ab8500-regulator",
+                .of_compatible = "stericsson,ab8500-regulator",
         },
         {
                 .name = "ab8500-gpadc",
+                .of_compatible = "stericsson,ab8500-gpadc",
                 .num_resources = ARRAY_SIZE(ab8500_gpadc_resources),
                 .resources = ab8500_gpadc_resources,
         },
         {
                 .name = "ab8500-rtc",
+                .of_compatible = "stericsson,ab8500-rtc",
                 .num_resources = ARRAY_SIZE(ab8500_rtc_resources),
                 .resources = ab8500_rtc_resources,
         },
         {
                 .name = "ab8500-acc-det",
+                .of_compatible = "stericsson,ab8500-acc-det",
                 .num_resources = ARRAY_SIZE(ab8500_av_acc_detect_resources),
                 .resources = ab8500_av_acc_detect_resources,
         },
         {
                 .name = "ab8500-poweron-key",
+                .of_compatible = "stericsson,ab8500-poweron-key",
                 .num_resources = ARRAY_SIZE(ab8500_poweronkey_db_resources),
                 .resources = ab8500_poweronkey_db_resources,
         },
         {
                 .name = "ab8500-pwm",
+                .of_compatible = "stericsson,ab8500-pwm",
                 .id = 1,
         },
         {
                 .name = "ab8500-pwm",
+                .of_compatible = "stericsson,ab8500-pwm",
                 .id = 2,
         },
         {
                 .name = "ab8500-pwm",
+                .of_compatible = "stericsson,ab8500-pwm",
                 .id = 3,
         },
-        { .name = "ab8500-leds", },
+        {
+                .name = "ab8500-leds",
+                .of_compatible = "stericsson,ab8500-leds",
+        },
         {
                 .name = "ab8500-denc",
+                .of_compatible = "stericsson,ab8500-denc",
         },
         {
                 .name = "ab8500-temp",
+                .of_compatible = "stericsson,ab8500-temp",
                 .num_resources = ARRAY_SIZE(ab8500_temp_resources),
                 .resources = ab8500_temp_resources,
         },
@@ -1026,11 +1064,13 @@ static struct mfd_cell __devinitdata ab8500_bm_devs[] = {
 static struct mfd_cell __devinitdata ab8500_devs[] = {
         {
                 .name = "ab8500-gpio",
+                .of_compatible = "stericsson,ab8500-gpio",
                 .num_resources = ARRAY_SIZE(ab8500_gpio_resources),
                 .resources = ab8500_gpio_resources,
         },
         {
                 .name = "ab8500-usb",
+                .of_compatible = "stericsson,ab8500-usb",
                 .num_resources = ARRAY_SIZE(ab8500_usb_resources),
                 .resources = ab8500_usb_resources,
         },
@@ -1207,16 +1247,17 @@ static struct attribute_group ab9540_attr_group = {
         .attrs  = ab9540_sysfs_entries,
 };
 
-static const struct of_device_id ab8500_match[] = {
-        {
-                .compatible = "stericsson,ab8500",
-                .data = (void *)AB8500_VERSION_AB8500,
-        },
-        {},
-};
-
 static int __devinit ab8500_probe(struct platform_device *pdev)
 {
+        static char *switch_off_status[] = {
+                "Swoff bit programming",
+                "Thermal protection activation",
+                "Vbat lower then BattOk falling threshold",
+                "Watchdog expired",
+                "Non presence of 32kHz clock",
+                "Battery level lower than power on reset threshold",
+                "Power on key 1 pressed longer than 10 seconds",
+                "DB8500 thermal shutdown"};
         struct ab8500_platform_data *plat = dev_get_platdata(&pdev->dev);
         const struct platform_device_id *platid = platform_get_device_id(pdev);
         enum ab8500_version version = AB8500_VERSION_UNDEFINED;
@@ -1233,14 +1274,6 @@ static int __devinit ab8500_probe(struct platform_device *pdev)
 
         if (plat)
                 ab8500->irq_base = plat->irq_base;
-        else if (np)
-                ret = of_property_read_u32(np, "stericsson,irq-base", &ab8500->irq_base);
-
-        if (!ab8500->irq_base) {
-                dev_info(&pdev->dev, "couldn't find irq-base\n");
-                ret = -EINVAL;
-                goto out_free_ab8500;
-        }
 
         ab8500->dev = &pdev->dev;
 
@@ -1252,9 +1285,9 @@ static int __devinit ab8500_probe(struct platform_device *pdev)
 
         ab8500->irq = resource->start;
 
-        ab8500->read = ab8500_i2c_read;
-        ab8500->write = ab8500_i2c_write;
-        ab8500->write_masked = ab8500_i2c_write_masked;
+        ab8500->read = ab8500_prcmu_read;
+        ab8500->write = ab8500_prcmu_write;
+        ab8500->write_masked = ab8500_prcmu_write_masked;
 
         mutex_init(&ab8500->lock);
         mutex_init(&ab8500->irq_lock);
@@ -1264,9 +1297,6 @@ static int __devinit ab8500_probe(struct platform_device *pdev)
 
         if (platid)
                 version = platid->driver_data;
-        else if (np)
-                version = (unsigned int)
-                        of_match_device(ab8500_match, &pdev->dev)->data;
 
         if (version != AB8500_VERSION_UNDEFINED)
                 ab8500->version = version;
@@ -1323,7 +1353,20 @@ static int __devinit ab8500_probe(struct platform_device *pdev)
                 AB8500_SWITCH_OFF_STATUS, &value);
         if (ret < 0)
                 return ret;
-        dev_info(ab8500->dev, "switch off status: %#x", value);
+        dev_info(ab8500->dev, "switch off cause(s) (%#x): ", value);
+
+        if (value) {
+                for (i = 0; i < ARRAY_SIZE(switch_off_status); i++) {
+                        if (value & 1)
+                                printk(KERN_CONT " \"%s\"",
+                                       switch_off_status[i]);
+                        value = value >> 1;
+
+                }
+                printk(KERN_CONT "\n");
+        } else {
+                printk(KERN_CONT " None\n");
+        }
 
         if (plat && plat->init)
                 plat->init(ab8500);
@@ -1352,53 +1395,50 @@ static int __devinit ab8500_probe(struct platform_device *pdev)
         for (i = 0; i < ab8500->mask_size; i++)
                 ab8500->mask[i] = ab8500->oldmask[i] = 0xff;
 
-        if (ab8500->irq_base) {
-                ret = ab8500_irq_init(ab8500);
-                if (ret)
-                        goto out_freeoldmask;
+        ret = ab8500_irq_init(ab8500, np);
+        if (ret)
+                goto out_freeoldmask;
 
-                /*  Activate this feature only in ab9540 */
-                /*  till tests are done on ab8500 1p2 or later*/
-                if (is_ab9540(ab8500))
-                        ret = request_threaded_irq(ab8500->irq, NULL,
+        /*  Activate this feature only in ab9540 */
+        /*  till tests are done on ab8500 1p2 or later*/
+        if (is_ab9540(ab8500)) {
+                ret = request_threaded_irq(ab8500->irq, NULL,
                                         ab8500_hierarchical_irq,
                                         IRQF_ONESHOT | IRQF_NO_SUSPEND,
                                         "ab8500", ab8500);
-                else
-                        ret = request_threaded_irq(ab8500->irq, NULL,
+        }
+        else {
+                ret = request_threaded_irq(ab8500->irq, NULL,
                                         ab8500_irq,
                                         IRQF_ONESHOT | IRQF_NO_SUSPEND,
                                         "ab8500", ab8500);
                 if (ret)
-                        goto out_removeirq;
+                        goto out_freeoldmask;
         }
 
-        if (!np) {
-                ret = mfd_add_devices(ab8500->dev, 0, abx500_common_devs,
-                                ARRAY_SIZE(abx500_common_devs), NULL,
-                                ab8500->irq_base);
+        ret = mfd_add_devices(ab8500->dev, 0, abx500_common_devs,
+                        ARRAY_SIZE(abx500_common_devs), NULL,
+                        ab8500->irq_base);
+        if (ret)
+                goto out_freeirq;
 
-                if (ret)
-                        goto out_freeirq;
-
-                if (is_ab9540(ab8500))
-                        ret = mfd_add_devices(ab8500->dev, 0, ab9540_devs,
-                                        ARRAY_SIZE(ab9540_devs), NULL,
-                                        ab8500->irq_base);
-                else
-                        ret = mfd_add_devices(ab8500->dev, 0, ab8500_devs,
-                                        ARRAY_SIZE(ab8500_devs), NULL,
-                                        ab8500->irq_base);
-                if (ret)
-                        goto out_freeirq;
+        if (is_ab9540(ab8500))
+                ret = mfd_add_devices(ab8500->dev, 0, ab9540_devs,
+                                ARRAY_SIZE(ab9540_devs), NULL,
+                                ab8500->irq_base);
+        else
+                ret = mfd_add_devices(ab8500->dev, 0, ab8500_devs,
+                                ARRAY_SIZE(ab8500_devs), NULL,
+                                ab8500->irq_base);
+        if (ret)
+                goto out_freeirq;
 
-                if (is_ab9540(ab8500) || is_ab8505(ab8500))
-                        ret = mfd_add_devices(ab8500->dev, 0, ab9540_ab8505_devs,
-                                        ARRAY_SIZE(ab9540_ab8505_devs), NULL,
-                                        ab8500->irq_base);
-                if (ret)
-                        goto out_freeirq;
-        }
+        if (is_ab9540(ab8500) || is_ab8505(ab8500))
+                ret = mfd_add_devices(ab8500->dev, 0, ab9540_ab8505_devs,
+                                ARRAY_SIZE(ab9540_ab8505_devs), NULL,
+                                ab8500->irq_base);
+        if (ret)
+                goto out_freeirq;
 
         if (!no_bm) {
                 /* Add battery management devices */
@@ -1417,15 +1457,11 @@ static int __devinit ab8500_probe(struct platform_device *pdev)
                                         &ab8500_attr_group);
         if (ret)
                 dev_err(ab8500->dev, "error creating sysfs entries\n");
-        else
-                return ret;
+
+        return ret;
 
 out_freeirq:
-        if (ab8500->irq_base)
-                free_irq(ab8500->irq, ab8500);
-out_removeirq:
-        if (ab8500->irq_base)
-                ab8500_irq_remove(ab8500);
+        free_irq(ab8500->irq, ab8500);
 out_freeoldmask:
         kfree(ab8500->oldmask);
 out_freemask:
@@ -1444,11 +1480,10 @@ static int __devexit ab8500_remove(struct platform_device *pdev)
                 sysfs_remove_group(&ab8500->dev->kobj, &ab9540_attr_group);
         else
                 sysfs_remove_group(&ab8500->dev->kobj, &ab8500_attr_group);
+
         mfd_remove_devices(ab8500->dev);
-        if (ab8500->irq_base) {
-                free_irq(ab8500->irq, ab8500);
-                ab8500_irq_remove(ab8500);
-        }
+        free_irq(ab8500->irq, ab8500);
+
         kfree(ab8500->oldmask);
         kfree(ab8500->mask);
         kfree(ab8500);
@@ -1468,7 +1503,6 @@ static struct platform_driver ab8500_core_driver = {
         .driver = {
                 .name = "ab8500-core",
                 .owner = THIS_MODULE,
-                .of_match_table = ab8500_match,
         },
         .probe  = ab8500_probe,
         .remove = __devexit_p(ab8500_remove),
@@ -1484,7 +1518,7 @@ static void __exit ab8500_core_exit(void)
 {
         platform_driver_unregister(&ab8500_core_driver);
 }
-arch_initcall(ab8500_core_init);
+core_initcall(ab8500_core_init);
 module_exit(ab8500_core_exit);
 
 MODULE_AUTHOR("Mattias Wallin, Srinidhi Kasagar, Rabin Vincent");
diff --git a/drivers/mfd/ab8500-debugfs.c b/drivers/mfd/ab8500-debugfs.c
index 50c4c89ab220..c4cb806978ac 100644
--- a/drivers/mfd/ab8500-debugfs.c
+++ b/drivers/mfd/ab8500-debugfs.c
@@ -31,12 +31,12 @@ struct ab8500_reg_range {
 };
 
 /**
- * struct ab8500_i2c_ranges
+ * struct ab8500_prcmu_ranges
  * @num_ranges: the number of ranges in the list
  * @bankid: bank identifier
  * @range: the list of register ranges
  */
-struct ab8500_i2c_ranges {
+struct ab8500_prcmu_ranges {
         u8 num_ranges;
         u8 bankid;
         const struct ab8500_reg_range *range;
@@ -47,7 +47,7 @@ struct ab8500_i2c_ranges {
 
 #define AB8500_REV_REG 0x80
 
-static struct ab8500_i2c_ranges debug_ranges[AB8500_NUM_BANKS] = {
+static struct ab8500_prcmu_ranges debug_ranges[AB8500_NUM_BANKS] = {
         [0x0] = {
                 .num_ranges = 0,
                 .range = 0,
@@ -608,16 +608,10 @@ static int __devexit ab8500_debug_remove(struct platform_device *plf)
         return 0;
 }
 
-static const struct of_device_id ab8500_debug_match[] = {
-        { .compatible = "stericsson,ab8500-debug", },
-        {}
-};
-
 static struct platform_driver ab8500_debug_driver = {
         .driver = {
                 .name = "ab8500-debug",
                 .owner = THIS_MODULE,
-                .of_match_table = ab8500_debug_match,
         },
         .probe  = ab8500_debug_probe,
         .remove = __devexit_p(ab8500_debug_remove)
diff --git a/drivers/mfd/ab8500-gpadc.c b/drivers/mfd/ab8500-gpadc.c
index b86fd8e1ec3f..866f95960b4b 100644
--- a/drivers/mfd/ab8500-gpadc.c
+++ b/drivers/mfd/ab8500-gpadc.c
@@ -599,7 +599,8 @@ static int __devinit ab8500_gpadc_probe(struct platform_device *pdev)
         /* Register interrupt  - SwAdcComplete */
         ret = request_threaded_irq(gpadc->irq, NULL,
                 ab8500_bm_gpswadcconvend_handler,
-                IRQF_NO_SUSPEND | IRQF_SHARED, "ab8500-gpadc", gpadc);
+                IRQF_ONESHOT | IRQF_NO_SUSPEND | IRQF_SHARED,
+                                "ab8500-gpadc", gpadc);
         if (ret < 0) {
                 dev_err(gpadc->dev, "Failed to register interrupt, irq: %d\n",
                         gpadc->irq);
@@ -648,18 +649,12 @@ static int __devexit ab8500_gpadc_remove(struct platform_device *pdev)
         return 0;
 }
 
-static const struct of_device_id ab8500_gpadc_match[] = {
-        { .compatible = "stericsson,ab8500-gpadc", },
-        {}
-};
-
 static struct platform_driver ab8500_gpadc_driver = {
         .probe = ab8500_gpadc_probe,
         .remove = __devexit_p(ab8500_gpadc_remove),
         .driver = {
                 .name = "ab8500-gpadc",
                 .owner = THIS_MODULE,
-                .of_match_table = ab8500_gpadc_match,
         },
 };
 
diff --git a/drivers/mfd/ab8500-sysctrl.c b/drivers/mfd/ab8500-sysctrl.c
index 5a3e51ccf258..c28d4eb1eff0 100644
--- a/drivers/mfd/ab8500-sysctrl.c
+++ b/drivers/mfd/ab8500-sysctrl.c
@@ -61,16 +61,10 @@ static int __devexit ab8500_sysctrl_remove(struct platform_device *pdev)
         return 0;
 }
 
-static const struct of_device_id ab8500_sysctrl_match[] = {
-        { .compatible = "stericsson,ab8500-sysctrl", },
-        {}
-};
-
 static struct platform_driver ab8500_sysctrl_driver = {
         .driver = {
                 .name = "ab8500-sysctrl",
                 .owner = THIS_MODULE,
-                .of_match_table = ab8500_sysctrl_match,
         },
         .probe = ab8500_sysctrl_probe,
         .remove = __devexit_p(ab8500_sysctrl_remove),
diff --git a/drivers/mfd/adp5520.c b/drivers/mfd/adp5520.c
index 8d816cce8322..ea8b9475731d 100644
--- a/drivers/mfd/adp5520.c
+++ b/drivers/mfd/adp5520.c
@@ -320,7 +320,7 @@ static int __devexit adp5520_remove(struct i2c_client *client)
         return 0;
 }
 
-#ifdef CONFIG_PM
+#ifdef CONFIG_PM_SLEEP
 static int adp5520_suspend(struct device *dev)
 {
         struct i2c_client *client = to_i2c_client(dev);
diff --git a/drivers/mfd/anatop-mfd.c b/drivers/mfd/anatop-mfd.c
index 6da06341f6c9..5576e07576de 100644
--- a/drivers/mfd/anatop-mfd.c
+++ b/drivers/mfd/anatop-mfd.c
@@ -83,7 +83,7 @@ static int __devinit of_anatop_probe(struct platform_device *pdev)
         drvdata->ioreg = ioreg;
         spin_lock_init(&drvdata->reglock);
         platform_set_drvdata(pdev, drvdata);
-        of_platform_populate(np, of_anatop_match, NULL, dev);
+        of_platform_populate(np, NULL, NULL, dev);
 
         return 0;
 }
diff --git a/drivers/mfd/arizona-core.c b/drivers/mfd/arizona-core.c
new file mode 100644
index 000000000000..c7983e862549
--- /dev/null
+++ b/drivers/mfd/arizona-core.c
@@ -0,0 +1,566 @@
+/*
+ * Arizona core driver
+ *
+ * Copyright 2012 Wolfson Microelectronics plc
+ *
+ * Author: Mark Brown <broonie@opensource.wolfsonmicro.com>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+#include <linux/delay.h>
+#include <linux/err.h>
+#include <linux/gpio.h>
+#include <linux/interrupt.h>
+#include <linux/mfd/core.h>
+#include <linux/module.h>
+#include <linux/pm_runtime.h>
+#include <linux/regmap.h>
+#include <linux/regulator/consumer.h>
+#include <linux/slab.h>
+
+#include <linux/mfd/arizona/core.h>
+#include <linux/mfd/arizona/registers.h>
+
+#include "arizona.h"
+
+static const char *wm5102_core_supplies[] = {
+        "AVDD",
+        "DBVDD1",
+};
+
+int arizona_clk32k_enable(struct arizona *arizona)
+{
+        int ret = 0;
+
+        mutex_lock(&arizona->clk_lock);
+
+        arizona->clk32k_ref++;
+
+        if (arizona->clk32k_ref == 1)
+                ret = regmap_update_bits(arizona->regmap, ARIZONA_CLOCK_32K_1,
+                                         ARIZONA_CLK_32K_ENA,
+                                         ARIZONA_CLK_32K_ENA);
+
+        if (ret != 0)
+                arizona->clk32k_ref--;
+
+        mutex_unlock(&arizona->clk_lock);
+
+        return ret;
+}
+EXPORT_SYMBOL_GPL(arizona_clk32k_enable);
+
+int arizona_clk32k_disable(struct arizona *arizona)
+{
+        int ret = 0;
+
+        mutex_lock(&arizona->clk_lock);
+
+        BUG_ON(arizona->clk32k_ref <= 0);
+
+        arizona->clk32k_ref--;
+
+        if (arizona->clk32k_ref == 0)
+                regmap_update_bits(arizona->regmap, ARIZONA_CLOCK_32K_1,
+                                   ARIZONA_CLK_32K_ENA, 0);
+
+        mutex_unlock(&arizona->clk_lock);
+
+        return ret;
+}
+EXPORT_SYMBOL_GPL(arizona_clk32k_disable);
+
+static irqreturn_t arizona_clkgen_err(int irq, void *data)
+{
+        struct arizona *arizona = data;
+
+        dev_err(arizona->dev, "CLKGEN error\n");
+
+        return IRQ_HANDLED;
+}
+
+static irqreturn_t arizona_underclocked(int irq, void *data)
+{
+        struct arizona *arizona = data;
+        unsigned int val;
+        int ret;
+
+        ret = regmap_read(arizona->regmap, ARIZONA_INTERRUPT_RAW_STATUS_8,
+                          &val);
+        if (ret != 0) {
+                dev_err(arizona->dev, "Failed to read underclock status: %d\n",
+                        ret);
+                return IRQ_NONE;
+        }
+
+        if (val & ARIZONA_AIF3_UNDERCLOCKED_STS)
+                dev_err(arizona->dev, "AIF3 underclocked\n");
+        if (val & ARIZONA_AIF3_UNDERCLOCKED_STS)
+                dev_err(arizona->dev, "AIF3 underclocked\n");
+        if (val & ARIZONA_AIF2_UNDERCLOCKED_STS)
+                dev_err(arizona->dev, "AIF1 underclocked\n");
+        if (val & ARIZONA_ISRC2_UNDERCLOCKED_STS)
+                dev_err(arizona->dev, "ISRC2 underclocked\n");
+        if (val & ARIZONA_ISRC1_UNDERCLOCKED_STS)
+                dev_err(arizona->dev, "ISRC1 underclocked\n");
+        if (val & ARIZONA_FX_UNDERCLOCKED_STS)
+                dev_err(arizona->dev, "FX underclocked\n");
+        if (val & ARIZONA_ASRC_UNDERCLOCKED_STS)
+                dev_err(arizona->dev, "ASRC underclocked\n");
+        if (val & ARIZONA_DAC_UNDERCLOCKED_STS)
+                dev_err(arizona->dev, "DAC underclocked\n");
+        if (val & ARIZONA_ADC_UNDERCLOCKED_STS)
+                dev_err(arizona->dev, "ADC underclocked\n");
+        if (val & ARIZONA_MIXER_UNDERCLOCKED_STS)
+                dev_err(arizona->dev, "Mixer underclocked\n");
+
+        return IRQ_HANDLED;
+}
+
+static irqreturn_t arizona_overclocked(int irq, void *data)
+{
+        struct arizona *arizona = data;
+        unsigned int val[2];
+        int ret;
+        
+        ret = regmap_bulk_read(arizona->regmap, ARIZONA_INTERRUPT_RAW_STATUS_6,
+                               &val[0], 2);
+        if (ret != 0) {
+                dev_err(arizona->dev, "Failed to read overclock status: %d\n",
+                        ret);
+                return IRQ_NONE;
+        }
+
+        if (val[0] & ARIZONA_PWM_OVERCLOCKED_STS)
+                dev_err(arizona->dev, "PWM overclocked\n");
+        if (val[0] & ARIZONA_FX_CORE_OVERCLOCKED_STS)
+                dev_err(arizona->dev, "FX core overclocked\n");
+        if (val[0] & ARIZONA_DAC_SYS_OVERCLOCKED_STS)
+                dev_err(arizona->dev, "DAC SYS overclocked\n");
+        if (val[0] & ARIZONA_DAC_WARP_OVERCLOCKED_STS)
+                dev_err(arizona->dev, "DAC WARP overclocked\n");
+        if (val[0] & ARIZONA_ADC_OVERCLOCKED_STS)
+                dev_err(arizona->dev, "ADC overclocked\n");
+        if (val[0] & ARIZONA_MIXER_OVERCLOCKED_STS)
+                dev_err(arizona->dev, "Mixer overclocked\n");
+        if (val[0] & ARIZONA_AIF3_SYNC_OVERCLOCKED_STS)
+                dev_err(arizona->dev, "AIF3 overclocked\n");
+        if (val[0] & ARIZONA_AIF2_SYNC_OVERCLOCKED_STS)
+                dev_err(arizona->dev, "AIF2 overclocked\n");
+        if (val[0] & ARIZONA_AIF1_SYNC_OVERCLOCKED_STS)
+                dev_err(arizona->dev, "AIF1 overclocked\n");
+        if (val[0] & ARIZONA_PAD_CTRL_OVERCLOCKED_STS)
+                dev_err(arizona->dev, "Pad control overclocked\n");
+
+        if (val[1] & ARIZONA_SLIMBUS_SUBSYS_OVERCLOCKED_STS)
+                dev_err(arizona->dev, "Slimbus subsystem overclocked\n");
+        if (val[1] & ARIZONA_SLIMBUS_ASYNC_OVERCLOCKED_STS)
+                dev_err(arizona->dev, "Slimbus async overclocked\n");
+        if (val[1] & ARIZONA_SLIMBUS_SYNC_OVERCLOCKED_STS)
+                dev_err(arizona->dev, "Slimbus sync overclocked\n");
+        if (val[1] & ARIZONA_ASRC_ASYNC_SYS_OVERCLOCKED_STS)
+                dev_err(arizona->dev, "ASRC async system overclocked\n");
+        if (val[1] & ARIZONA_ASRC_ASYNC_WARP_OVERCLOCKED_STS)
+                dev_err(arizona->dev, "ASRC async WARP overclocked\n");
+        if (val[1] & ARIZONA_ASRC_SYNC_SYS_OVERCLOCKED_STS)
+                dev_err(arizona->dev, "ASRC sync system overclocked\n");
+        if (val[1] & ARIZONA_ASRC_SYNC_WARP_OVERCLOCKED_STS)
+                dev_err(arizona->dev, "ASRC sync WARP overclocked\n");
+        if (val[1] & ARIZONA_ADSP2_1_OVERCLOCKED_STS)
+                dev_err(arizona->dev, "DSP1 overclocked\n");
+        if (val[1] & ARIZONA_ISRC2_OVERCLOCKED_STS)
+                dev_err(arizona->dev, "ISRC2 overclocked\n");
+        if (val[1] & ARIZONA_ISRC1_OVERCLOCKED_STS)
+                dev_err(arizona->dev, "ISRC1 overclocked\n");
+
+        return IRQ_HANDLED;
+}
+
+static int arizona_wait_for_boot(struct arizona *arizona)
+{
+        unsigned int reg;
+        int ret, i;
+
+        /*
+         * We can't use an interrupt as we need to runtime resume to do so,
+         * we won't race with the interrupt handler as it'll be blocked on
+         * runtime resume.
+         */
+        for (i = 0; i < 5; i++) {
+                msleep(1);
+
+                ret = regmap_read(arizona->regmap,
+                                  ARIZONA_INTERRUPT_RAW_STATUS_5, &reg);
+                if (ret != 0) {
+                        dev_err(arizona->dev, "Failed to read boot state: %d\n",
+                                ret);
+                        continue;
+                }
+
+                if (reg & ARIZONA_BOOT_DONE_STS)
+                        break;
+        }
+
+        if (reg & ARIZONA_BOOT_DONE_STS) {
+                regmap_write(arizona->regmap, ARIZONA_INTERRUPT_STATUS_5,
+                             ARIZONA_BOOT_DONE_STS);
+        } else {
+                dev_err(arizona->dev, "Device boot timed out: %x\n", reg);
+                return -ETIMEDOUT;
+        }
+
+        pm_runtime_mark_last_busy(arizona->dev);
+
+        return 0;
+}
+
+#ifdef CONFIG_PM_RUNTIME
+static int arizona_runtime_resume(struct device *dev)
+{
+        struct arizona *arizona = dev_get_drvdata(dev);
+        int ret;
+
+        dev_dbg(arizona->dev, "Leaving AoD mode\n");
+
+        ret = regulator_enable(arizona->dcvdd);
+        if (ret != 0) {
+                dev_err(arizona->dev, "Failed to enable DCVDD: %d\n", ret);
+                return ret;
+        }
+
+        regcache_cache_only(arizona->regmap, false);
+
+        ret = arizona_wait_for_boot(arizona);
+        if (ret != 0) {
+                regulator_disable(arizona->dcvdd);
+                return ret;
+        }
+
+        regcache_sync(arizona->regmap);
+
+        return 0;
+}
+
+static int arizona_runtime_suspend(struct device *dev)
+{
+        struct arizona *arizona = dev_get_drvdata(dev);
+
+        dev_dbg(arizona->dev, "Entering AoD mode\n");
+
+        regulator_disable(arizona->dcvdd);
+        regcache_cache_only(arizona->regmap, true);
+        regcache_mark_dirty(arizona->regmap);
+
+        return 0;
+}
+#endif
+
+const struct dev_pm_ops arizona_pm_ops = {
+        SET_RUNTIME_PM_OPS(arizona_runtime_suspend,
+                           arizona_runtime_resume,
+                           NULL)
+};
+EXPORT_SYMBOL_GPL(arizona_pm_ops);
+
+static struct mfd_cell early_devs[] = {
+        { .name = "arizona-ldo1" },
+};
+
+static struct mfd_cell wm5102_devs[] = {
+        { .name = "arizona-extcon" },
+        { .name = "arizona-gpio" },
+        { .name = "arizona-micsupp" },
+        { .name = "arizona-pwm" },
+        { .name = "wm5102-codec" },
+};
+
+static struct mfd_cell wm5110_devs[] = {
+        { .name = "arizona-extcon" },
+        { .name = "arizona-gpio" },
+        { .name = "arizona-micsupp" },
+        { .name = "arizona-pwm" },
+        { .name = "wm5110-codec" },
+};
+
+int __devinit arizona_dev_init(struct arizona *arizona)
+{
+        struct device *dev = arizona->dev;
+        const char *type_name;
+        unsigned int reg, val;
+        int ret, i;
+
+        dev_set_drvdata(arizona->dev, arizona);
+        mutex_init(&arizona->clk_lock);
+
+        if (dev_get_platdata(arizona->dev))
+                memcpy(&arizona->pdata, dev_get_platdata(arizona->dev),
+                       sizeof(arizona->pdata));
+
+        regcache_cache_only(arizona->regmap, true);
+
+        switch (arizona->type) {
+        case WM5102:
+        case WM5110:
+                for (i = 0; i < ARRAY_SIZE(wm5102_core_supplies); i++)
+                        arizona->core_supplies[i].supply
+                                = wm5102_core_supplies[i];
+                arizona->num_core_supplies = ARRAY_SIZE(wm5102_core_supplies);
+                break;
+        default:
+                dev_err(arizona->dev, "Unknown device type %d\n",
+                        arizona->type);
+                return -EINVAL;
+        }
+
+        ret = mfd_add_devices(arizona->dev, -1, early_devs,
+                              ARRAY_SIZE(early_devs), NULL, 0);
+        if (ret != 0) {
+                dev_err(dev, "Failed to add early children: %d\n", ret);
+                return ret;
+        }
+
+        ret = devm_regulator_bulk_get(dev, arizona->num_core_supplies,
+                                      arizona->core_supplies);
+        if (ret != 0) {
+                dev_err(dev, "Failed to request core supplies: %d\n",
+                        ret);
+                goto err_early;
+        }
+
+        arizona->dcvdd = devm_regulator_get(arizona->dev, "DCVDD");
+        if (IS_ERR(arizona->dcvdd)) {
+                ret = PTR_ERR(arizona->dcvdd);
+                dev_err(dev, "Failed to request DCVDD: %d\n", ret);
+                goto err_early;
+        }
+
+        ret = regulator_bulk_enable(arizona->num_core_supplies,
+                                    arizona->core_supplies);
+        if (ret != 0) {
+                dev_err(dev, "Failed to enable core supplies: %d\n",
+                        ret);
+                goto err_early;
+        }
+
+        ret = regulator_enable(arizona->dcvdd);
+        if (ret != 0) {
+                dev_err(dev, "Failed to enable DCVDD: %d\n", ret);
+                goto err_enable;
+        }
+
+        if (arizona->pdata.reset) {
+                /* Start out with /RESET low to put the chip into reset */
+                ret = gpio_request_one(arizona->pdata.reset,
+                                       GPIOF_DIR_OUT | GPIOF_INIT_LOW,
+                                       "arizona /RESET");
+                if (ret != 0) {
+                        dev_err(dev, "Failed to request /RESET: %d\n", ret);
+                        goto err_dcvdd;
+                }
+
+                gpio_set_value_cansleep(arizona->pdata.reset, 1);
+        }
+
+        regcache_cache_only(arizona->regmap, false);
+
+        ret = regmap_read(arizona->regmap, ARIZONA_SOFTWARE_RESET, &reg);
+        if (ret != 0) {
+                dev_err(dev, "Failed to read ID register: %d\n", ret);
+                goto err_reset;
+        }
+
+        ret = regmap_read(arizona->regmap, ARIZONA_DEVICE_REVISION,
+                          &arizona->rev);
+        if (ret != 0) {
+                dev_err(dev, "Failed to read revision register: %d\n", ret);
+                goto err_reset;
+        }
+        arizona->rev &= ARIZONA_DEVICE_REVISION_MASK;
+
+        switch (reg) {
+#ifdef CONFIG_MFD_WM5102
+        case 0x5102:
+                type_name = "WM5102";
+                if (arizona->type != WM5102) {
+                        dev_err(arizona->dev, "WM5102 registered as %d\n",
+                                arizona->type);
+                        arizona->type = WM5102;
+                }
+                ret = wm5102_patch(arizona);
+                break;
+#endif
+#ifdef CONFIG_MFD_WM5110
+        case 0x5110:
+                type_name = "WM5110";
+                if (arizona->type != WM5110) {
+                        dev_err(arizona->dev, "WM5110 registered as %d\n",
+                                arizona->type);
+                        arizona->type = WM5110;
+                }
+                ret = wm5110_patch(arizona);
+                break;
+#endif
+        default:
+                dev_err(arizona->dev, "Unknown device ID %x\n", reg);
+                goto err_reset;
+        }
+
+        dev_info(dev, "%s revision %c\n", type_name, arizona->rev + 'A');
+
+        if (ret != 0)
+                dev_err(arizona->dev, "Failed to apply patch: %d\n", ret);
+
+        /* If we have a /RESET GPIO we'll already be reset */
+        if (!arizona->pdata.reset) {
+                ret = regmap_write(arizona->regmap, ARIZONA_SOFTWARE_RESET, 0);
+                if (ret != 0) {
+                        dev_err(dev, "Failed to reset device: %d\n", ret);
+                        goto err_reset;
+                }
+        }
+
+        ret = arizona_wait_for_boot(arizona);
+        if (ret != 0) {
+                dev_err(arizona->dev, "Device failed initial boot: %d\n", ret);
+                goto err_reset;
+        }
+
+        for (i = 0; i < ARRAY_SIZE(arizona->pdata.gpio_defaults); i++) {
+                if (!arizona->pdata.gpio_defaults[i])
+                        continue;
+
+                regmap_write(arizona->regmap, ARIZONA_GPIO1_CTRL + i,
+                             arizona->pdata.gpio_defaults[i]);
+        }
+
+        pm_runtime_set_autosuspend_delay(arizona->dev, 100);
+        pm_runtime_use_autosuspend(arizona->dev);
+        pm_runtime_enable(arizona->dev);
+
+        /* Chip default */
+        if (!arizona->pdata.clk32k_src)
+                arizona->pdata.clk32k_src = ARIZONA_32KZ_MCLK2;
+
+        switch (arizona->pdata.clk32k_src) {
+        case ARIZONA_32KZ_MCLK1:
+        case ARIZONA_32KZ_MCLK2:
+                regmap_update_bits(arizona->regmap, ARIZONA_CLOCK_32K_1,
+                                   ARIZONA_CLK_32K_SRC_MASK,
+                                   arizona->pdata.clk32k_src - 1);
+                break;
+        case ARIZONA_32KZ_NONE:
+                regmap_update_bits(arizona->regmap, ARIZONA_CLOCK_32K_1,
+                                   ARIZONA_CLK_32K_SRC_MASK, 2);
+                break;
+        default:
+                dev_err(arizona->dev, "Invalid 32kHz clock source: %d\n",
+                        arizona->pdata.clk32k_src);
+                ret = -EINVAL;
+                goto err_reset;
+        }
+
+        for (i = 0; i < ARIZONA_MAX_INPUT; i++) {
+                /* Default for both is 0 so noop with defaults */
+                val = arizona->pdata.dmic_ref[i]
+                        << ARIZONA_IN1_DMIC_SUP_SHIFT;
+                val |= arizona->pdata.inmode[i] << ARIZONA_IN1_MODE_SHIFT;
+
+                regmap_update_bits(arizona->regmap,
+                                   ARIZONA_IN1L_CONTROL + (i * 8),
+                                   ARIZONA_IN1_DMIC_SUP_MASK |
+                                   ARIZONA_IN1_MODE_MASK, val);
+        }
+
+        for (i = 0; i < ARIZONA_MAX_OUTPUT; i++) {
+                /* Default is 0 so noop with defaults */
+                if (arizona->pdata.out_mono[i])
+                        val = ARIZONA_OUT1_MONO;
+                else
+                        val = 0;
+
+                regmap_update_bits(arizona->regmap,
+                                   ARIZONA_OUTPUT_PATH_CONFIG_1L + (i * 8),
+                                   ARIZONA_OUT1_MONO, val);
+        }
+
+        for (i = 0; i < ARIZONA_MAX_PDM_SPK; i++) {
+                if (arizona->pdata.spk_mute[i])
+                        regmap_update_bits(arizona->regmap,
+                                           ARIZONA_PDM_SPK1_CTRL_1 + (i * 2),
+                                           ARIZONA_SPK1_MUTE_ENDIAN_MASK |
+                                           ARIZONA_SPK1_MUTE_SEQ1_MASK,
+                                           arizona->pdata.spk_mute[i]);
+
+                if (arizona->pdata.spk_fmt[i])
+                        regmap_update_bits(arizona->regmap,
+                                           ARIZONA_PDM_SPK1_CTRL_2 + (i * 2),
+                                           ARIZONA_SPK1_FMT_MASK,
+                                           arizona->pdata.spk_fmt[i]);
+        }
+
+        /* Set up for interrupts */
+        ret = arizona_irq_init(arizona);
+        if (ret != 0)
+                goto err_reset;
+
+        arizona_request_irq(arizona, ARIZONA_IRQ_CLKGEN_ERR, "CLKGEN error",
+                            arizona_clkgen_err, arizona);
+        arizona_request_irq(arizona, ARIZONA_IRQ_OVERCLOCKED, "Overclocked",
+                            arizona_overclocked, arizona);
+        arizona_request_irq(arizona, ARIZONA_IRQ_UNDERCLOCKED, "Underclocked",
+                            arizona_underclocked, arizona);
+
+        switch (arizona->type) {
+        case WM5102:
+                ret = mfd_add_devices(arizona->dev, -1, wm5102_devs,
+                                      ARRAY_SIZE(wm5102_devs), NULL, 0);
+                break;
+        case WM5110:
+                ret = mfd_add_devices(arizona->dev, -1, wm5110_devs,
+                                      ARRAY_SIZE(wm5102_devs), NULL, 0);
+                break;
+        }
+
+        if (ret != 0) {
+                dev_err(arizona->dev, "Failed to add subdevices: %d\n", ret);
+                goto err_irq;
+        }
+
+#ifdef CONFIG_PM_RUNTIME
+        regulator_disable(arizona->dcvdd);
+#endif
+
+        return 0;
+
+err_irq:
+        arizona_irq_exit(arizona);
+err_reset:
+        if (arizona->pdata.reset) {
+                gpio_set_value_cansleep(arizona->pdata.reset, 1);
+                gpio_free(arizona->pdata.reset);
+        }
+err_dcvdd:
+        regulator_disable(arizona->dcvdd);
+err_enable:
+        regulator_bulk_disable(arizona->num_core_supplies,
+                               arizona->core_supplies);
+err_early:
+        mfd_remove_devices(dev);
+        return ret;
+}
+EXPORT_SYMBOL_GPL(arizona_dev_init);
+
+int __devexit arizona_dev_exit(struct arizona *arizona)
+{
+        mfd_remove_devices(arizona->dev);
+        arizona_free_irq(arizona, ARIZONA_IRQ_UNDERCLOCKED, arizona);
+        arizona_free_irq(arizona, ARIZONA_IRQ_OVERCLOCKED, arizona);
+        arizona_free_irq(arizona, ARIZONA_IRQ_CLKGEN_ERR, arizona);
+        pm_runtime_disable(arizona->dev);
+        arizona_irq_exit(arizona);
+        return 0;
+}
+EXPORT_SYMBOL_GPL(arizona_dev_exit);
diff --git a/drivers/mfd/arizona-i2c.c b/drivers/mfd/arizona-i2c.c
new file mode 100644
index 000000000000..570c4b438086
--- /dev/null
+++ b/drivers/mfd/arizona-i2c.c
@@ -0,0 +1,97 @@
+/*
+ * Arizona-i2c.c  --  Arizona I2C bus interface
+ *
+ * Copyright 2012 Wolfson Microelectronics plc
+ *
+ * Author: Mark Brown <broonie@opensource.wolfsonmicro.com>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+#include <linux/err.h>
+#include <linux/i2c.h>
+#include <linux/module.h>
+#include <linux/pm_runtime.h>
+#include <linux/regmap.h>
+#include <linux/regulator/consumer.h>
+#include <linux/slab.h>
+
+#include <linux/mfd/arizona/core.h>
+
+#include "arizona.h"
+
+static __devinit int arizona_i2c_probe(struct i2c_client *i2c,
+                                          const struct i2c_device_id *id)
+{
+        struct arizona *arizona;
+        const struct regmap_config *regmap_config;
+        int ret;
+
+        switch (id->driver_data) {
+#ifdef CONFIG_MFD_WM5102
+        case WM5102:
+                regmap_config = &wm5102_i2c_regmap;
+                break;
+#endif
+#ifdef CONFIG_MFD_WM5110
+        case WM5110:
+                regmap_config = &wm5110_i2c_regmap;
+                break;
+#endif
+        default:
+                dev_err(&i2c->dev, "Unknown device type %ld\n",
+                        id->driver_data);
+                return -EINVAL;
+        }
+
+        arizona = devm_kzalloc(&i2c->dev, sizeof(*arizona), GFP_KERNEL);
+        if (arizona == NULL)
+                return -ENOMEM;
+
+        arizona->regmap = devm_regmap_init_i2c(i2c, regmap_config);
+        if (IS_ERR(arizona->regmap)) {
+                ret = PTR_ERR(arizona->regmap);
+                dev_err(&i2c->dev, "Failed to allocate register map: %d\n",
+                        ret);
+                return ret;
+        }
+
+        arizona->type = id->driver_data;
+        arizona->dev = &i2c->dev;
+        arizona->irq = i2c->irq;
+
+        return arizona_dev_init(arizona);
+}
+
+static int __devexit arizona_i2c_remove(struct i2c_client *i2c)
+{
+        struct arizona *arizona = dev_get_drvdata(&i2c->dev);
+        arizona_dev_exit(arizona);
+        return 0;
+}
+
+static const struct i2c_device_id arizona_i2c_id[] = {
+        { "wm5102", WM5102 },
+        { "wm5110", WM5110 },
+        { }
+};
+MODULE_DEVICE_TABLE(i2c, arizona_i2c_id);
+
+static struct i2c_driver arizona_i2c_driver = {
+        .driver = {
+                .name   = "arizona",
+                .owner  = THIS_MODULE,
+                .pm     = &arizona_pm_ops,
+        },
+        .probe          = arizona_i2c_probe,
+        .remove         = __devexit_p(arizona_i2c_remove),
+        .id_table       = arizona_i2c_id,
+};
+
+module_i2c_driver(arizona_i2c_driver);
+
+MODULE_DESCRIPTION("Arizona I2C bus interface");
+MODULE_AUTHOR("Mark Brown <broonie@opensource.wolfsonmicro.com>");
+MODULE_LICENSE("GPL");
diff --git a/drivers/mfd/arizona-irq.c b/drivers/mfd/arizona-irq.c
new file mode 100644
index 000000000000..98ac345f468e
--- /dev/null
+++ b/drivers/mfd/arizona-irq.c
@@ -0,0 +1,275 @@
+/*
+ * Arizona interrupt support
+ *
+ * Copyright 2012 Wolfson Microelectronics plc
+ *
+ * Author: Mark Brown <broonie@opensource.wolfsonmicro.com>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+#include <linux/delay.h>
+#include <linux/gpio.h>
+#include <linux/interrupt.h>
+#include <linux/irq.h>
+#include <linux/irqdomain.h>
+#include <linux/module.h>
+#include <linux/pm_runtime.h>
+#include <linux/regmap.h>
+#include <linux/regulator/consumer.h>
+#include <linux/slab.h>
+
+#include <linux/mfd/arizona/core.h>
+#include <linux/mfd/arizona/registers.h>
+
+#include "arizona.h"
+
+static int arizona_map_irq(struct arizona *arizona, int irq)
+{
+        int ret;
+
+        ret = regmap_irq_get_virq(arizona->aod_irq_chip, irq);
+        if (ret < 0)
+                ret = regmap_irq_get_virq(arizona->irq_chip, irq);
+
+        return ret;
+}
+
+int arizona_request_irq(struct arizona *arizona, int irq, char *name,
+                           irq_handler_t handler, void *data)
+{
+        irq = arizona_map_irq(arizona, irq);
+        if (irq < 0)
+                return irq;
+
+        return request_threaded_irq(irq, NULL, handler, IRQF_ONESHOT,
+                                    name, data);
+}
+EXPORT_SYMBOL_GPL(arizona_request_irq);
+
+void arizona_free_irq(struct arizona *arizona, int irq, void *data)
+{
+        irq = arizona_map_irq(arizona, irq);
+        if (irq < 0)
+                return;
+
+        free_irq(irq, data);
+}
+EXPORT_SYMBOL_GPL(arizona_free_irq);
+
+int arizona_set_irq_wake(struct arizona *arizona, int irq, int on)
+{
+        irq = arizona_map_irq(arizona, irq);
+        if (irq < 0)
+                return irq;
+
+        return irq_set_irq_wake(irq, on);
+}
+EXPORT_SYMBOL_GPL(arizona_set_irq_wake);
+
+static irqreturn_t arizona_boot_done(int irq, void *data)
+{
+        struct arizona *arizona = data;
+
+        dev_dbg(arizona->dev, "Boot done\n");
+
+        return IRQ_HANDLED;
+}
+
+static irqreturn_t arizona_ctrlif_err(int irq, void *data)
+{
+        struct arizona *arizona = data;
+
+        /*
+         * For pretty much all potential sources a register cache sync
+         * won't help, we've just got a software bug somewhere.
+         */
+        dev_err(arizona->dev, "Control interface error\n");
+
+        return IRQ_HANDLED;
+}
+
+static irqreturn_t arizona_irq_thread(int irq, void *data)
+{
+        struct arizona *arizona = data;
+        int i, ret;
+
+        ret = pm_runtime_get_sync(arizona->dev);
+        if (ret < 0) {
+                dev_err(arizona->dev, "Failed to resume device: %d\n", ret);
+                return IRQ_NONE;
+        }
+
+        /* Check both domains */
+        for (i = 0; i < 2; i++)
+                handle_nested_irq(irq_find_mapping(arizona->virq, i));
+
+        pm_runtime_mark_last_busy(arizona->dev);
+        pm_runtime_put_autosuspend(arizona->dev);
+
+        return IRQ_HANDLED;
+}
+
+static void arizona_irq_enable(struct irq_data *data)
+{
+}
+
+static void arizona_irq_disable(struct irq_data *data)
+{
+}
+
+static struct irq_chip arizona_irq_chip = {
+        .name                   = "arizona",
+        .irq_disable            = arizona_irq_disable,
+        .irq_enable             = arizona_irq_enable,
+};
+
+static int arizona_irq_map(struct irq_domain *h, unsigned int virq,
+                              irq_hw_number_t hw)
+{
+        struct regmap_irq_chip_data *data = h->host_data;
+
+        irq_set_chip_data(virq, data);
+        irq_set_chip_and_handler(virq, &arizona_irq_chip, handle_edge_irq);
+        irq_set_nested_thread(virq, 1);
+
+        /* ARM needs us to explicitly flag the IRQ as valid
+         * and will set them noprobe when we do so. */
+#ifdef CONFIG_ARM
+        set_irq_flags(virq, IRQF_VALID);
+#else
+        irq_set_noprobe(virq);
+#endif
+
+        return 0;
+}
+
+static struct irq_domain_ops arizona_domain_ops = {
+        .map    = arizona_irq_map,
+        .xlate  = irq_domain_xlate_twocell,
+};
+
+int arizona_irq_init(struct arizona *arizona)
+{
+        int flags = IRQF_ONESHOT;
+        int ret, i;
+        const struct regmap_irq_chip *aod, *irq;
+
+        switch (arizona->type) {
+#ifdef CONFIG_MFD_WM5102
+        case WM5102:
+                aod = &wm5102_aod;
+                irq = &wm5102_irq;
+                break;
+#endif
+#ifdef CONFIG_MFD_WM5110
+        case WM5110:
+                aod = &wm5110_aod;
+                irq = &wm5110_irq;
+                break;
+#endif
+        default:
+                BUG_ON("Unknown Arizona class device" == NULL);
+                return -EINVAL;
+        }
+
+        if (arizona->pdata.irq_active_high) {
+                ret = regmap_update_bits(arizona->regmap, ARIZONA_IRQ_CTRL_1,
+                                         ARIZONA_IRQ_POL, 0);
+                if (ret != 0) {
+                        dev_err(arizona->dev, "Couldn't set IRQ polarity: %d\n",
+                                ret);
+                        goto err;
+                }
+
+                flags |= IRQF_TRIGGER_HIGH;
+        } else {
+                flags |= IRQF_TRIGGER_LOW;
+        }
+
+        /* Allocate a virtual IRQ domain to distribute to the regmap domains */
+        arizona->virq = irq_domain_add_linear(NULL, 2, &arizona_domain_ops,
+                                              arizona);
+        if (!arizona->virq) {
+                ret = -EINVAL;
+                goto err;
+        }
+
+        ret = regmap_add_irq_chip(arizona->regmap,
+                                  irq_create_mapping(arizona->virq, 0),
+                                  IRQF_ONESHOT, -1, aod,
+                                  &arizona->aod_irq_chip);
+        if (ret != 0) {
+                dev_err(arizona->dev, "Failed to add AOD IRQs: %d\n", ret);
+                goto err_domain;
+        }
+
+        ret = regmap_add_irq_chip(arizona->regmap,
+                                  irq_create_mapping(arizona->virq, 1),
+                                  IRQF_ONESHOT, -1, irq,
+                                  &arizona->irq_chip);
+        if (ret != 0) {
+                dev_err(arizona->dev, "Failed to add AOD IRQs: %d\n", ret);
+                goto err_aod;
+        }
+
+        /* Make sure the boot done IRQ is unmasked for resumes */
+        i = arizona_map_irq(arizona, ARIZONA_IRQ_BOOT_DONE);
+        ret = request_threaded_irq(i, NULL, arizona_boot_done, IRQF_ONESHOT,
+                                   "Boot done", arizona);
+        if (ret != 0) {
+                dev_err(arizona->dev, "Failed to request boot done %d: %d\n",
+                        arizona->irq, ret);
+                goto err_boot_done;
+        }
+
+        /* Handle control interface errors in the core */
+        i = arizona_map_irq(arizona, ARIZONA_IRQ_CTRLIF_ERR);
+        ret = request_threaded_irq(i, NULL, arizona_ctrlif_err, IRQF_ONESHOT,
+                                   "Control interface error", arizona);
+        if (ret != 0) {
+                dev_err(arizona->dev, "Failed to request boot done %d: %d\n",
+                        arizona->irq, ret);
+                goto err_ctrlif;
+        }
+
+        ret = request_threaded_irq(arizona->irq, NULL, arizona_irq_thread,
+                                   flags, "arizona", arizona);
+
+        if (ret != 0) {
+                dev_err(arizona->dev, "Failed to request IRQ %d: %d\n",
+                        arizona->irq, ret);
+                goto err_main_irq;
+        }
+
+        return 0;
+
+err_main_irq:
+        free_irq(arizona_map_irq(arizona, ARIZONA_IRQ_CTRLIF_ERR), arizona);
+err_ctrlif:
+        free_irq(arizona_map_irq(arizona, ARIZONA_IRQ_BOOT_DONE), arizona);
+err_boot_done:
+        regmap_del_irq_chip(irq_create_mapping(arizona->virq, 1),
+                            arizona->irq_chip);
+err_aod:
+        regmap_del_irq_chip(irq_create_mapping(arizona->virq, 0),
+                            arizona->aod_irq_chip);
+err_domain:
+err:
+        return ret;
+}
+
+int arizona_irq_exit(struct arizona *arizona)
+{
+        free_irq(arizona_map_irq(arizona, ARIZONA_IRQ_CTRLIF_ERR), arizona);
+        free_irq(arizona_map_irq(arizona, ARIZONA_IRQ_BOOT_DONE), arizona);
+        regmap_del_irq_chip(irq_create_mapping(arizona->virq, 1),
+                            arizona->irq_chip);
+        regmap_del_irq_chip(irq_create_mapping(arizona->virq, 0),
+                            arizona->aod_irq_chip);
+        free_irq(arizona->irq, arizona);
+
+        return 0;
+}
diff --git a/drivers/mfd/arizona-spi.c b/drivers/mfd/arizona-spi.c
new file mode 100644
index 000000000000..df2e5a8bee28
--- /dev/null
+++ b/drivers/mfd/arizona-spi.c
@@ -0,0 +1,97 @@
+/*
+ * arizona-spi.c  --  Arizona SPI bus interface
+ *
+ * Copyright 2012 Wolfson Microelectronics plc
+ *
+ * Author: Mark Brown <broonie@opensource.wolfsonmicro.com>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+#include <linux/err.h>
+#include <linux/module.h>
+#include <linux/pm_runtime.h>
+#include <linux/regmap.h>
+#include <linux/regulator/consumer.h>
+#include <linux/slab.h>
+#include <linux/spi/spi.h>
+
+#include <linux/mfd/arizona/core.h>
+
+#include "arizona.h"
+
+static int __devinit arizona_spi_probe(struct spi_device *spi)
+{
+        const struct spi_device_id *id = spi_get_device_id(spi);
+        struct arizona *arizona;
+        const struct regmap_config *regmap_config;
+        int ret;
+
+        switch (id->driver_data) {
+#ifdef CONFIG_MFD_WM5102
+        case WM5102:
+                regmap_config = &wm5102_spi_regmap;
+                break;
+#endif
+#ifdef CONFIG_MFD_WM5110
+        case WM5110:
+                regmap_config = &wm5110_spi_regmap;
+                break;
+#endif
+        default:
+                dev_err(&spi->dev, "Unknown device type %ld\n",
+                        id->driver_data);
+                return -EINVAL;
+        }
+
+        arizona = devm_kzalloc(&spi->dev, sizeof(*arizona), GFP_KERNEL);
+        if (arizona == NULL)
+                return -ENOMEM;
+
+        arizona->regmap = devm_regmap_init_spi(spi, regmap_config);
+        if (IS_ERR(arizona->regmap)) {
+                ret = PTR_ERR(arizona->regmap);
+                dev_err(&spi->dev, "Failed to allocate register map: %d\n",
+                        ret);
+                return ret;
+        }
+
+        arizona->type = id->driver_data;
+        arizona->dev = &spi->dev;
+        arizona->irq = spi->irq;
+
+        return arizona_dev_init(arizona);
+}
+
+static int __devexit arizona_spi_remove(struct spi_device *spi)
+{
+        struct arizona *arizona = dev_get_drvdata(&spi->dev);
+        arizona_dev_exit(arizona);
+        return 0;
+}
+
+static const struct spi_device_id arizona_spi_ids[] = {
+        { "wm5102", WM5102 },
+        { "wm5110", WM5110 },
+        { },
+};
+MODULE_DEVICE_TABLE(spi, arizona_spi_ids);
+
+static struct spi_driver arizona_spi_driver = {
+        .driver = {
+                .name   = "arizona",
+                .owner  = THIS_MODULE,
+                .pm     = &arizona_pm_ops,
+        },
+        .probe          = arizona_spi_probe,
+        .remove         = __devexit_p(arizona_spi_remove),
+        .id_table       = arizona_spi_ids,
+};
+
+module_spi_driver(arizona_spi_driver);
+
+MODULE_DESCRIPTION("Arizona SPI bus interface");
+MODULE_AUTHOR("Mark Brown <broonie@opensource.wolfsonmicro.com>");
+MODULE_LICENSE("GPL");
diff --git a/drivers/mfd/arizona.h b/drivers/mfd/arizona.h
new file mode 100644
index 000000000000..9798ae5da67b
--- /dev/null
+++ b/drivers/mfd/arizona.h
@@ -0,0 +1,40 @@
+/*
+ * wm5102.h  --  WM5102 MFD internals
+ *
+ * Copyright 2012 Wolfson Microelectronics plc
+ *
+ * Author: Mark Brown <broonie@opensource.wolfsonmicro.com>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+#ifndef _WM5102_H
+#define _WM5102_H
+
+#include <linux/regmap.h>
+#include <linux/pm.h>
+
+struct wm_arizona;
+
+extern const struct regmap_config wm5102_i2c_regmap;
+extern const struct regmap_config wm5102_spi_regmap;
+
+extern const struct regmap_config wm5110_i2c_regmap;
+extern const struct regmap_config wm5110_spi_regmap;
+
+extern const struct dev_pm_ops arizona_pm_ops;
+
+extern const struct regmap_irq_chip wm5102_aod;
+extern const struct regmap_irq_chip wm5102_irq;
+
+extern const struct regmap_irq_chip wm5110_aod;
+extern const struct regmap_irq_chip wm5110_irq;
+
+int arizona_dev_init(struct arizona *arizona);
+int arizona_dev_exit(struct arizona *arizona);
+int arizona_irq_init(struct arizona *arizona);
+int arizona_irq_exit(struct arizona *arizona);
+
+#endif
diff --git a/drivers/mfd/da9052-core.c b/drivers/mfd/da9052-core.c
index 1f1313c90573..2544910e1fd6 100644
--- a/drivers/mfd/da9052-core.c
+++ b/drivers/mfd/da9052-core.c
@@ -772,7 +772,6 @@ EXPORT_SYMBOL_GPL(da9052_regmap_config);
 int __devinit da9052_device_init(struct da9052 *da9052, u8 chip_id)
 {
         struct da9052_pdata *pdata = da9052->dev->platform_data;
-        struct irq_desc *desc;
         int ret;
 
         mutex_init(&da9052->auxadc_lock);
diff --git a/drivers/mfd/db8500-prcmu.c b/drivers/mfd/db8500-prcmu.c
index 50e83dc5dc49..7040a0081130 100644
--- a/drivers/mfd/db8500-prcmu.c
+++ b/drivers/mfd/db8500-prcmu.c
@@ -28,6 +28,7 @@
 #include <linux/uaccess.h>
 #include <linux/mfd/core.h>
 #include <linux/mfd/dbx500-prcmu.h>
+#include <linux/mfd/abx500/ab8500.h>
 #include <linux/regulator/db8500-prcmu.h>
 #include <linux/regulator/machine.h>
 #include <asm/hardware/gic.h>
@@ -2269,10 +2270,10 @@ int prcmu_abb_write(u8 slave, u8 reg, u8 *value, u8 size)
 /**
  * prcmu_ac_wake_req - should be called whenever ARM wants to wakeup Modem
  */
-void prcmu_ac_wake_req(void)
+int prcmu_ac_wake_req(void)
 {
         u32 val;
-        u32 status;
+        int ret = 0;
 
         mutex_lock(&mb0_transfer.ac_wake_lock);
 
@@ -2282,39 +2283,32 @@ void prcmu_ac_wake_req(void)
 
         atomic_set(&ac_wake_req_state, 1);
 
-retry:
-        writel((val | PRCM_HOSTACCESS_REQ_HOSTACCESS_REQ), PRCM_HOSTACCESS_REQ);
+        /*
+         * Force Modem Wake-up before hostaccess_req ping-pong.
+         * It prevents Modem to enter in Sleep while acking the hostaccess
+         * request. The 31us delay has been calculated by HWI.
+         */
+        val |= PRCM_HOSTACCESS_REQ_WAKE_REQ;
+        writel(val, PRCM_HOSTACCESS_REQ);
+
+        udelay(31);
+
+        val |= PRCM_HOSTACCESS_REQ_HOSTACCESS_REQ;
+        writel(val, PRCM_HOSTACCESS_REQ);
 
         if (!wait_for_completion_timeout(&mb0_transfer.ac_wake_work,
                         msecs_to_jiffies(5000))) {
+#if defined(CONFIG_DBX500_PRCMU_DEBUG)
+                db8500_prcmu_debug_dump(__func__, true, true);
+#endif
                 pr_crit("prcmu: %s timed out (5 s) waiting for a reply.\n",
                         __func__);
-                goto unlock_and_return;
-        }
-
-        /*
-         * The modem can generate an AC_WAKE_ACK, and then still go to sleep.
-         * As a workaround, we wait, and then check that the modem is indeed
-         * awake (in terms of the value of the PRCM_MOD_AWAKE_STATUS
-         * register, which may not be the whole truth).
-         */
-        udelay(400);
-        status = (readl(PRCM_MOD_AWAKE_STATUS) & BITS(0, 2));
-        if (status != (PRCM_MOD_AWAKE_STATUS_PRCM_MOD_AAPD_AWAKE |
-                        PRCM_MOD_AWAKE_STATUS_PRCM_MOD_COREPD_AWAKE)) {
-                pr_err("prcmu: %s received ack, but modem not awake (0x%X).\n",
-                        __func__, status);
-                udelay(1200);
-                writel(val, PRCM_HOSTACCESS_REQ);
-                if (wait_for_completion_timeout(&mb0_transfer.ac_wake_work,
-                                msecs_to_jiffies(5000)))
-                        goto retry;
-                pr_crit("prcmu: %s timed out (5 s) waiting for AC_SLEEP_ACK.\n",
-                        __func__);
+                ret = -EFAULT;
         }
 
 unlock_and_return:
         mutex_unlock(&mb0_transfer.ac_wake_lock);
+        return ret;
 }
 
 /**
@@ -2945,14 +2939,31 @@ static struct regulator_init_data db8500_regulators[DB8500_NUM_REGULATORS] = {
         },
 };
 
+static struct resource ab8500_resources[] = {
+        [0] = {
+                .start  = IRQ_DB8500_AB8500,
+                .end    = IRQ_DB8500_AB8500,
+                .flags  = IORESOURCE_IRQ
+        }
+};
+
 static struct mfd_cell db8500_prcmu_devs[] = {
         {
                 .name = "db8500-prcmu-regulators",
+                .of_compatible = "stericsson,db8500-prcmu-regulator",
                 .platform_data = &db8500_regulators,
                 .pdata_size = sizeof(db8500_regulators),
         },
         {
                 .name = "cpufreq-u8500",
+                .of_compatible = "stericsson,cpufreq-u8500",
+        },
+        {
+                .name = "ab8500-core",
+                .of_compatible = "stericsson,ab8500",
+                .num_resources = ARRAY_SIZE(ab8500_resources),
+                .resources = ab8500_resources,
+                .id = AB8500_VERSION_AB8500,
         },
 };
 
@@ -2962,8 +2973,9 @@ static struct mfd_cell db8500_prcmu_devs[] = {
  */
 static int __devinit db8500_prcmu_probe(struct platform_device *pdev)
 {
+        struct ab8500_platform_data *ab8500_platdata = pdev->dev.platform_data;
         struct device_node *np = pdev->dev.of_node;
-        int irq = 0, err = 0;
+        int irq = 0, err = 0, i;
 
         if (ux500_is_svp())
                 return -ENODEV;
@@ -2987,16 +2999,21 @@ static int __devinit db8500_prcmu_probe(struct platform_device *pdev)
                 goto no_irq_return;
         }
 
+        for (i = 0; i < ARRAY_SIZE(db8500_prcmu_devs); i++) {
+                if (!strcmp(db8500_prcmu_devs[i].name, "ab8500-core")) {
+                        db8500_prcmu_devs[i].platform_data = ab8500_platdata;
+                        db8500_prcmu_devs[i].pdata_size = sizeof(struct ab8500_platform_data);
+                }
+        }
+
         if (cpu_is_u8500v20_or_later())
                 prcmu_config_esram0_deep_sleep(ESRAM0_DEEP_SLEEP_STATE_RET);
 
-        if (!np) {
-                err = mfd_add_devices(&pdev->dev, 0, db8500_prcmu_devs,
-                                ARRAY_SIZE(db8500_prcmu_devs), NULL, 0);
-                if (err) {
-                        pr_err("prcmu: Failed to add subdevices\n");
-                        return err;
-                }
+        err = mfd_add_devices(&pdev->dev, 0, db8500_prcmu_devs,
+                        ARRAY_SIZE(db8500_prcmu_devs), NULL, 0);
+        if (err) {
+                pr_err("prcmu: Failed to add subdevices\n");
+                return err;
         }
 
         pr_info("DB8500 PRCMU initialized\n");
@@ -3004,11 +3021,16 @@ static int __devinit db8500_prcmu_probe(struct platform_device *pdev)
 no_irq_return:
         return err;
 }
+static const struct of_device_id db8500_prcmu_match[] = {
+        { .compatible = "stericsson,db8500-prcmu"},
+        { },
+};
 
 static struct platform_driver db8500_prcmu_driver = {
         .driver = {
                 .name = "db8500-prcmu",
                 .owner = THIS_MODULE,
+                .of_match_table = db8500_prcmu_match,
         },
         .probe = db8500_prcmu_probe,
 };
@@ -3018,7 +3040,7 @@ static int __init db8500_prcmu_init(void)
         return platform_driver_register(&db8500_prcmu_driver);
 }
 
-arch_initcall(db8500_prcmu_init);
+core_initcall(db8500_prcmu_init);
 
 MODULE_AUTHOR("Mattias Nilsson <mattias.i.nilsson@stericsson.com>");
 MODULE_DESCRIPTION("DB8500 PRCM Unit driver");
diff --git a/drivers/mfd/dbx500-prcmu-regs.h b/drivers/mfd/dbx500-prcmu-regs.h
index 3a0bf91d7780..23108a6e3167 100644
--- a/drivers/mfd/dbx500-prcmu-regs.h
+++ b/drivers/mfd/dbx500-prcmu-regs.h
@@ -106,6 +106,7 @@
 
 #define PRCM_HOSTACCESS_REQ     (_PRCMU_BASE + 0x334)
 #define PRCM_HOSTACCESS_REQ_HOSTACCESS_REQ 0x1
+#define PRCM_HOSTACCESS_REQ_WAKE_REQ    BIT(16)
 #define ARM_WAKEUP_MODEM        0x1
 
 #define PRCM_ARM_IT1_CLR        (_PRCMU_BASE + 0x48C)
diff --git a/drivers/mfd/max77686-irq.c b/drivers/mfd/max77686-irq.c
new file mode 100644
index 000000000000..cdc3280e2ec7
--- /dev/null
+++ b/drivers/mfd/max77686-irq.c
@@ -0,0 +1,319 @@
+/*
+ * max77686-irq.c - Interrupt controller support for MAX77686
+ *
+ * Copyright (C) 2012 Samsung Electronics Co.Ltd
+ * Chiwoong Byun <woong.byun@samsung.com>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
+ *
+ * This driver is based on max8997-irq.c
+ */
+
+#include <linux/err.h>
+#include <linux/irq.h>
+#include <linux/interrupt.h>
+#include <linux/gpio.h>
+#include <linux/mfd/max77686.h>
+#include <linux/mfd/max77686-private.h>
+#include <linux/irqdomain.h>
+#include <linux/regmap.h>
+
+enum {
+        MAX77686_DEBUG_IRQ_INFO = 1 << 0,
+        MAX77686_DEBUG_IRQ_MASK = 1 << 1,
+        MAX77686_DEBUG_IRQ_INT = 1 << 2,
+};
+
+static int debug_mask = 0;
+module_param(debug_mask, int, 0);
+MODULE_PARM_DESC(debug_mask, "Set debug_mask : 0x0=off 0x1=IRQ_INFO  0x2=IRQ_MASK 0x4=IRQ_INI)");
+
+static const u8 max77686_mask_reg[] = {
+        [PMIC_INT1] = MAX77686_REG_INT1MSK,
+        [PMIC_INT2] = MAX77686_REG_INT2MSK,
+        [RTC_INT] = MAX77686_RTC_INTM,
+};
+
+static struct regmap *max77686_get_regmap(struct max77686_dev *max77686,
+                                enum max77686_irq_source src)
+{
+        switch (src) {
+        case PMIC_INT1 ... PMIC_INT2:
+                return max77686->regmap;
+        case RTC_INT:
+                return max77686->rtc_regmap;
+        default:
+                return ERR_PTR(-EINVAL);
+        }
+}
+
+struct max77686_irq_data {
+        int mask;
+        enum max77686_irq_source group;
+};
+
+#define DECLARE_IRQ(idx, _group, _mask)         \
+        [(idx)] = { .group = (_group), .mask = (_mask) }
+static const struct max77686_irq_data max77686_irqs[] = {
+        DECLARE_IRQ(MAX77686_PMICIRQ_PWRONF,    PMIC_INT1, 1 << 0),
+        DECLARE_IRQ(MAX77686_PMICIRQ_PWRONR,    PMIC_INT1, 1 << 1),
+        DECLARE_IRQ(MAX77686_PMICIRQ_JIGONBF,   PMIC_INT1, 1 << 2),
+        DECLARE_IRQ(MAX77686_PMICIRQ_JIGONBR,   PMIC_INT1, 1 << 3),
+        DECLARE_IRQ(MAX77686_PMICIRQ_ACOKBF,    PMIC_INT1, 1 << 4),
+        DECLARE_IRQ(MAX77686_PMICIRQ_ACOKBR,    PMIC_INT1, 1 << 5),
+        DECLARE_IRQ(MAX77686_PMICIRQ_ONKEY1S,   PMIC_INT1, 1 << 6),
+        DECLARE_IRQ(MAX77686_PMICIRQ_MRSTB,             PMIC_INT1, 1 << 7),
+        DECLARE_IRQ(MAX77686_PMICIRQ_140C,              PMIC_INT2, 1 << 0),
+        DECLARE_IRQ(MAX77686_PMICIRQ_120C,              PMIC_INT2, 1 << 1),
+        DECLARE_IRQ(MAX77686_RTCIRQ_RTC60S,             RTC_INT, 1 << 0),
+        DECLARE_IRQ(MAX77686_RTCIRQ_RTCA1,              RTC_INT, 1 << 1),
+        DECLARE_IRQ(MAX77686_RTCIRQ_RTCA2,              RTC_INT, 1 << 2),
+        DECLARE_IRQ(MAX77686_RTCIRQ_SMPL,               RTC_INT, 1 << 3),
+        DECLARE_IRQ(MAX77686_RTCIRQ_RTC1S,              RTC_INT, 1 << 4),
+        DECLARE_IRQ(MAX77686_RTCIRQ_WTSR,               RTC_INT, 1 << 5),
+};
+
+static void max77686_irq_lock(struct irq_data *data)
+{
+        struct max77686_dev *max77686 = irq_get_chip_data(data->irq);
+
+        if (debug_mask & MAX77686_DEBUG_IRQ_MASK)
+                pr_info("%s\n", __func__);
+
+        mutex_lock(&max77686->irqlock);
+}
+
+static void max77686_irq_sync_unlock(struct irq_data *data)
+{
+        struct max77686_dev *max77686 = irq_get_chip_data(data->irq);
+        int i;
+
+        for (i = 0; i < MAX77686_IRQ_GROUP_NR; i++) {
+                u8 mask_reg = max77686_mask_reg[i];
+                struct regmap *map = max77686_get_regmap(max77686, i);
+
+                if (debug_mask & MAX77686_DEBUG_IRQ_MASK)
+                        pr_debug("%s: mask_reg[%d]=0x%x, cur=0x%x\n",
+                        __func__, i, mask_reg, max77686->irq_masks_cur[i]);
+
+                if (mask_reg == MAX77686_REG_INVALID ||
+                                IS_ERR_OR_NULL(map))
+                        continue;
+
+                max77686->irq_masks_cache[i] = max77686->irq_masks_cur[i];
+
+                regmap_write(map, max77686_mask_reg[i],
+                                max77686->irq_masks_cur[i]);
+        }
+
+        mutex_unlock(&max77686->irqlock);
+}
+
+static const inline struct max77686_irq_data *to_max77686_irq(int irq)
+{
+        struct irq_data *data = irq_get_irq_data(irq);
+        return &max77686_irqs[data->hwirq];
+}
+
+static void max77686_irq_mask(struct irq_data *data)
+{
+        struct max77686_dev *max77686 = irq_get_chip_data(data->irq);
+        const struct max77686_irq_data *irq_data = to_max77686_irq(data->irq);
+
+        max77686->irq_masks_cur[irq_data->group] |= irq_data->mask;
+
+        if (debug_mask & MAX77686_DEBUG_IRQ_MASK)
+                pr_info("%s: group=%d, cur=0x%x\n",
+                        __func__, irq_data->group,
+                        max77686->irq_masks_cur[irq_data->group]);
+}
+
+static void max77686_irq_unmask(struct irq_data *data)
+{
+        struct max77686_dev *max77686 = irq_get_chip_data(data->irq);
+        const struct max77686_irq_data *irq_data = to_max77686_irq(data->irq);
+
+        max77686->irq_masks_cur[irq_data->group] &= ~irq_data->mask;
+
+        if (debug_mask & MAX77686_DEBUG_IRQ_MASK)
+                pr_info("%s: group=%d, cur=0x%x\n",
+                        __func__, irq_data->group,
+                        max77686->irq_masks_cur[irq_data->group]);
+}
+
+static struct irq_chip max77686_irq_chip = {
+        .name                   = "max77686",
+        .irq_bus_lock           = max77686_irq_lock,
+        .irq_bus_sync_unlock    = max77686_irq_sync_unlock,
+        .irq_mask               = max77686_irq_mask,
+        .irq_unmask             = max77686_irq_unmask,
+};
+
+static irqreturn_t max77686_irq_thread(int irq, void *data)
+{
+        struct max77686_dev *max77686 = data;
+        unsigned int irq_reg[MAX77686_IRQ_GROUP_NR] = {};
+        unsigned int irq_src;
+        int ret;
+        int i, cur_irq;
+
+        ret = regmap_read(max77686->regmap,  MAX77686_REG_INTSRC, &irq_src);
+        if (ret < 0) {
+                dev_err(max77686->dev, "Failed to read interrupt source: %d\n",
+                                ret);
+                return IRQ_NONE;
+        }
+
+        if (debug_mask & MAX77686_DEBUG_IRQ_INT)
+                pr_info("%s: irq_src=0x%x\n", __func__, irq_src);
+
+        if (irq_src == MAX77686_IRQSRC_PMIC) {
+                ret = regmap_bulk_read(max77686->regmap,
+                                         MAX77686_REG_INT1, irq_reg, 2);
+                if (ret < 0) {
+                        dev_err(max77686->dev, "Failed to read interrupt source: %d\n",
+                                        ret);
+                        return IRQ_NONE;
+                }
+
+                if (debug_mask & MAX77686_DEBUG_IRQ_INT)
+                        pr_info("%s: int1=0x%x, int2=0x%x\n", __func__,
+                                 irq_reg[PMIC_INT1], irq_reg[PMIC_INT2]);
+        }
+
+        if (irq_src & MAX77686_IRQSRC_RTC) {
+                ret = regmap_read(max77686->rtc_regmap,
+                                        MAX77686_RTC_INT, &irq_reg[RTC_INT]);
+                if (ret < 0) {
+                        dev_err(max77686->dev, "Failed to read interrupt source: %d\n",
+                                        ret);
+                        return IRQ_NONE;
+                }
+
+                if (debug_mask & MAX77686_DEBUG_IRQ_INT)
+                        pr_info("%s: rtc int=0x%x\n", __func__,
+                                                         irq_reg[RTC_INT]);
+
+        }
+
+        for (i = 0; i < MAX77686_IRQ_GROUP_NR; i++)
+                irq_reg[i] &= ~max77686->irq_masks_cur[i];
+
+        for (i = 0; i < MAX77686_IRQ_NR; i++) {
+                if (irq_reg[max77686_irqs[i].group] & max77686_irqs[i].mask) {
+                        cur_irq = irq_find_mapping(max77686->irq_domain, i);
+                        if (cur_irq)
+                                handle_nested_irq(cur_irq);
+                }
+        }
+
+        return IRQ_HANDLED;
+}
+
+static int max77686_irq_domain_map(struct irq_domain *d, unsigned int irq,
+                                        irq_hw_number_t hw)
+{
+        struct max77686_dev *max77686 = d->host_data;
+
+        irq_set_chip_data(irq, max77686);
+        irq_set_chip_and_handler(irq, &max77686_irq_chip, handle_edge_irq);
+        irq_set_nested_thread(irq, 1);
+#ifdef CONFIG_ARM
+        set_irq_flags(irq, IRQF_VALID);
+#else
+        irq_set_noprobe(irq);
+#endif
+        return 0;
+}
+
+static struct irq_domain_ops max77686_irq_domain_ops = {
+        .map = max77686_irq_domain_map,
+};
+
+int max77686_irq_init(struct max77686_dev *max77686)
+{
+        struct irq_domain *domain;
+        int i;
+        int ret;
+        int val;
+        struct regmap *map;
+
+        mutex_init(&max77686->irqlock);
+
+        if (max77686->irq_gpio && !max77686->irq) {
+                max77686->irq = gpio_to_irq(max77686->irq_gpio);
+
+                if (debug_mask & MAX77686_DEBUG_IRQ_INT) {
+                        ret = gpio_request(max77686->irq_gpio, "pmic_irq");
+                        if (ret < 0) {
+                                dev_err(max77686->dev,
+                                        "Failed to request gpio %d with ret:"
+                                        "%d\n", max77686->irq_gpio, ret);
+                                return IRQ_NONE;
+                        }
+
+                        gpio_direction_input(max77686->irq_gpio);
+                        val = gpio_get_value(max77686->irq_gpio);
+                        gpio_free(max77686->irq_gpio);
+                        pr_info("%s: gpio_irq=%x\n", __func__, val);
+                }
+        }
+
+        if (!max77686->irq) {
+                dev_err(max77686->dev, "irq is not specified\n");
+                return -ENODEV;
+        }
+
+        /* Mask individual interrupt sources */
+        for (i = 0; i < MAX77686_IRQ_GROUP_NR; i++) {
+                max77686->irq_masks_cur[i] = 0xff;
+                max77686->irq_masks_cache[i] = 0xff;
+                map = max77686_get_regmap(max77686, i);
+
+                if (IS_ERR_OR_NULL(map))
+                        continue;
+                if (max77686_mask_reg[i] == MAX77686_REG_INVALID)
+                        continue;
+
+                regmap_write(map, max77686_mask_reg[i], 0xff);
+        }
+        domain = irq_domain_add_linear(NULL, MAX77686_IRQ_NR,
+                                        &max77686_irq_domain_ops, max77686);
+        if (!domain) {
+                dev_err(max77686->dev, "could not create irq domain\n");
+                return -ENODEV;
+        }
+        max77686->irq_domain = domain;
+
+        ret = request_threaded_irq(max77686->irq, NULL, max77686_irq_thread,
+                                   IRQF_TRIGGER_FALLING | IRQF_ONESHOT,
+                                   "max77686-irq", max77686);
+
+        if (ret)
+                dev_err(max77686->dev, "Failed to request IRQ %d: %d\n",
+                        max77686->irq, ret);
+
+
+        if (debug_mask & MAX77686_DEBUG_IRQ_INFO)
+                pr_info("%s-\n", __func__);
+
+        return 0;
+}
+
+void max77686_irq_exit(struct max77686_dev *max77686)
+{
+        if (max77686->irq)
+                free_irq(max77686->irq, max77686);
+}
diff --git a/drivers/mfd/max77686.c b/drivers/mfd/max77686.c
new file mode 100644
index 000000000000..c03e12b51924
--- /dev/null
+++ b/drivers/mfd/max77686.c
@@ -0,0 +1,187 @@
+/*
+ * max77686.c - mfd core driver for the Maxim 77686
+ *
+ * Copyright (C) 2012 Samsung Electronics
+ * Chiwoong Byun <woong.byun@smasung.com>
+ * Jonghwa Lee <jonghwa3.lee@samsung.com>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
+ *
+ * This driver is based on max8997.c
+ */
+
+#include <linux/export.h>
+#include <linux/slab.h>
+#include <linux/i2c.h>
+#include <linux/pm_runtime.h>
+#include <linux/module.h>
+#include <linux/mfd/core.h>
+#include <linux/mfd/max77686.h>
+#include <linux/mfd/max77686-private.h>
+#include <linux/err.h>
+
+#define I2C_ADDR_RTC    (0x0C >> 1)
+
+static struct mfd_cell max77686_devs[] = {
+        { .name = "max77686-pmic", },
+        { .name = "max77686-rtc", },
+};
+
+static struct regmap_config max77686_regmap_config = {
+        .reg_bits = 8,
+        .val_bits = 8,
+};
+
+#ifdef CONFIG_OF
+static struct of_device_id __devinitdata max77686_pmic_dt_match[] = {
+        {.compatible = "maxim,max77686",        .data = 0},
+        {},
+};
+
+static struct max77686_platform_data *max77686_i2c_parse_dt_pdata(struct device
+                                                                  *dev)
+{
+        struct max77686_platform_data *pd;
+
+        pd = devm_kzalloc(dev, sizeof(*pd), GFP_KERNEL);
+        if (!pd) {
+                dev_err(dev, "could not allocate memory for pdata\n");
+                return NULL;
+        }
+
+        dev->platform_data = pd;
+        return pd;
+}
+#else
+static struct max77686_platform_data *max77686_i2c_parse_dt_pdata(struct device
+                                                                  *dev)
+{
+        return 0;
+}
+#endif
+
+static int max77686_i2c_probe(struct i2c_client *i2c,
+                              const struct i2c_device_id *id)
+{
+        struct max77686_dev *max77686 = NULL;
+        struct max77686_platform_data *pdata = i2c->dev.platform_data;
+        unsigned int data;
+        int ret = 0;
+
+        if (i2c->dev.of_node)
+                pdata = max77686_i2c_parse_dt_pdata(&i2c->dev);
+
+        if (!pdata) {
+                ret = -EIO;
+                dev_err(&i2c->dev, "No platform data found.\n");
+                goto err;
+        }
+
+        max77686 = kzalloc(sizeof(struct max77686_dev), GFP_KERNEL);
+        if (max77686 == NULL)
+                return -ENOMEM;
+
+        max77686->regmap = regmap_init_i2c(i2c, &max77686_regmap_config);
+        if (IS_ERR(max77686->regmap)) {
+                ret = PTR_ERR(max77686->regmap);
+                dev_err(max77686->dev, "Failed to allocate register map: %d\n",
+                                ret);
+                kfree(max77686);
+                return ret;
+        }
+
+        i2c_set_clientdata(i2c, max77686);
+        max77686->dev = &i2c->dev;
+        max77686->i2c = i2c;
+        max77686->type = id->driver_data;
+
+        max77686->wakeup = pdata->wakeup;
+        max77686->irq_gpio = pdata->irq_gpio;
+        max77686->irq = i2c->irq;
+
+        if (regmap_read(max77686->regmap,
+                         MAX77686_REG_DEVICE_ID, &data) < 0) {
+                dev_err(max77686->dev,
+                        "device not found on this channel (this is not an error)\n");
+                ret = -ENODEV;
+                goto err;
+        } else
+                dev_info(max77686->dev, "device found\n");
+
+        max77686->rtc = i2c_new_dummy(i2c->adapter, I2C_ADDR_RTC);
+        i2c_set_clientdata(max77686->rtc, max77686);
+
+        max77686_irq_init(max77686);
+
+        ret = mfd_add_devices(max77686->dev, -1, max77686_devs,
+                              ARRAY_SIZE(max77686_devs), NULL, 0);
+
+        if (ret < 0)
+                goto err_mfd;
+
+        return ret;
+
+err_mfd:
+        mfd_remove_devices(max77686->dev);
+        i2c_unregister_device(max77686->rtc);
+err:
+        kfree(max77686);
+        return ret;
+}
+
+static int max77686_i2c_remove(struct i2c_client *i2c)
+{
+        struct max77686_dev *max77686 = i2c_get_clientdata(i2c);
+
+        mfd_remove_devices(max77686->dev);
+        i2c_unregister_device(max77686->rtc);
+        kfree(max77686);
+
+        return 0;
+}
+
+static const struct i2c_device_id max77686_i2c_id[] = {
+        { "max77686", TYPE_MAX77686 },
+        { }
+};
+MODULE_DEVICE_TABLE(i2c, max77686_i2c_id);
+
+static struct i2c_driver max77686_i2c_driver = {
+        .driver = {
+                   .name = "max77686",
+                   .owner = THIS_MODULE,
+                   .of_match_table = of_match_ptr(max77686_pmic_dt_match),
+        },
+        .probe = max77686_i2c_probe,
+        .remove = max77686_i2c_remove,
+        .id_table = max77686_i2c_id,
+};
+
+static int __init max77686_i2c_init(void)
+{
+        return i2c_add_driver(&max77686_i2c_driver);
+}
+/* init early so consumer devices can complete system boot */
+subsys_initcall(max77686_i2c_init);
+
+static void __exit max77686_i2c_exit(void)
+{
+        i2c_del_driver(&max77686_i2c_driver);
+}
+module_exit(max77686_i2c_exit);
+
+MODULE_DESCRIPTION("MAXIM 77686 multi-function core driver");
+MODULE_AUTHOR("Chiwoong Byun <woong.byun@samsung.com>");
+MODULE_LICENSE("GPL");
diff --git a/drivers/mfd/max77693.c b/drivers/mfd/max77693.c
index e9e4278722f3..a1811cb50ec7 100644
--- a/drivers/mfd/max77693.c
+++ b/drivers/mfd/max77693.c
@@ -138,8 +138,6 @@ static int max77693_i2c_probe(struct i2c_client *i2c,
 
         max77693->wakeup = pdata->wakeup;
 
-        mutex_init(&max77693->iolock);
-
         if (max77693_read_reg(max77693->regmap,
                                 MAX77693_PMIC_REG_PMIC_ID2, &reg_data) < 0) {
                 dev_err(max77693->dev, "device not found on this channel\n");
@@ -156,7 +154,7 @@ static int max77693_i2c_probe(struct i2c_client *i2c,
 
         ret = max77693_irq_init(max77693);
         if (ret < 0)
-                goto err_mfd;
+                goto err_irq;
 
         pm_runtime_set_active(max77693->dev);
 
@@ -170,11 +168,11 @@ static int max77693_i2c_probe(struct i2c_client *i2c,
         return ret;
 
 err_mfd:
+        max77693_irq_exit(max77693);
+err_irq:
         i2c_unregister_device(max77693->muic);
         i2c_unregister_device(max77693->haptic);
 err_regmap:
-        kfree(max77693);
-
         return ret;
 }
 
@@ -183,6 +181,7 @@ static int max77693_i2c_remove(struct i2c_client *i2c)
         struct max77693_dev *max77693 = i2c_get_clientdata(i2c);
 
         mfd_remove_devices(max77693->dev);
+        max77693_irq_exit(max77693);
         i2c_unregister_device(max77693->muic);
         i2c_unregister_device(max77693->haptic);
 
@@ -215,7 +214,7 @@ static int max77693_resume(struct device *dev)
         return max77693_irq_resume(max77693);
 }
 
-const struct dev_pm_ops max77693_pm = {
+static const struct dev_pm_ops max77693_pm = {
         .suspend = max77693_suspend,
         .resume = max77693_resume,
 };
diff --git a/drivers/mfd/max8925-core.c b/drivers/mfd/max8925-core.c
index ca881efedf75..825a7f06d9ba 100644
--- a/drivers/mfd/max8925-core.c
+++ b/drivers/mfd/max8925-core.c
@@ -75,9 +75,9 @@ static struct mfd_cell power_devs[] = {
 static struct resource rtc_resources[] = {
         {
                 .name   = "max8925-rtc",
-                .start  = MAX8925_RTC_IRQ,
-                .end    = MAX8925_RTC_IRQ_MASK,
-                .flags  = IORESOURCE_IO,
+                .start  = MAX8925_IRQ_RTC_ALARM0,
+                .end    = MAX8925_IRQ_RTC_ALARM0,
+                .flags  = IORESOURCE_IRQ,
         },
 };
 
@@ -598,7 +598,7 @@ int __devinit max8925_device_init(struct max8925_chip *chip,
 
         ret = mfd_add_devices(chip->dev, 0, &rtc_devs[0],
                               ARRAY_SIZE(rtc_devs),
-                              &rtc_resources[0], 0);
+                              &rtc_resources[0], chip->irq_base);
         if (ret < 0) {
                 dev_err(chip->dev, "Failed to add rtc subdev\n");
                 goto out;
diff --git a/drivers/mfd/max8997-irq.c b/drivers/mfd/max8997-irq.c
index 09274cf7c33b..43fa61413e93 100644
--- a/drivers/mfd/max8997-irq.c
+++ b/drivers/mfd/max8997-irq.c
@@ -142,7 +142,8 @@ static void max8997_irq_sync_unlock(struct irq_data *data)
 static const inline struct max8997_irq_data *
 irq_to_max8997_irq(struct max8997_dev *max8997, int irq)
 {
-        return &max8997_irqs[irq - max8997->irq_base];
+        struct irq_data *data = irq_get_irq_data(irq);
+        return &max8997_irqs[data->hwirq];
 }
 
 static void max8997_irq_mask(struct irq_data *data)
@@ -182,7 +183,7 @@ static irqreturn_t max8997_irq_thread(int irq, void *data)
         u8 irq_reg[MAX8997_IRQ_GROUP_NR] = {};
         u8 irq_src;
         int ret;
-        int i;
+        int i, cur_irq;
 
         ret = max8997_read_reg(max8997->i2c, MAX8997_REG_INTSRC, &irq_src);
         if (ret < 0) {
@@ -269,8 +270,11 @@ static irqreturn_t max8997_irq_thread(int irq, void *data)
 
         /* Report */
         for (i = 0; i < MAX8997_IRQ_NR; i++) {
-                if (irq_reg[max8997_irqs[i].group] & max8997_irqs[i].mask)
-                        handle_nested_irq(max8997->irq_base + i);
+                if (irq_reg[max8997_irqs[i].group] & max8997_irqs[i].mask) {
+                        cur_irq = irq_find_mapping(max8997->irq_domain, i);
+                        if (cur_irq)
+                                handle_nested_irq(cur_irq);
+                }
         }
 
         return IRQ_HANDLED;
@@ -278,26 +282,40 @@ static irqreturn_t max8997_irq_thread(int irq, void *data)
 
 int max8997_irq_resume(struct max8997_dev *max8997)
 {
-        if (max8997->irq && max8997->irq_base)
-                max8997_irq_thread(max8997->irq_base, max8997);
+        if (max8997->irq && max8997->irq_domain)
+                max8997_irq_thread(0, max8997);
+        return 0;
+}
+
+static int max8997_irq_domain_map(struct irq_domain *d, unsigned int irq,
+                                        irq_hw_number_t hw)
+{
+        struct max8997_dev *max8997 = d->host_data;
+
+        irq_set_chip_data(irq, max8997);
+        irq_set_chip_and_handler(irq, &max8997_irq_chip, handle_edge_irq);
+        irq_set_nested_thread(irq, 1);
+#ifdef CONFIG_ARM
+        set_irq_flags(irq, IRQF_VALID);
+#else
+        irq_set_noprobe(irq);
+#endif
         return 0;
 }
 
+static struct irq_domain_ops max8997_irq_domain_ops = {
+        .map = max8997_irq_domain_map,
+};
+
 int max8997_irq_init(struct max8997_dev *max8997)
 {
+        struct irq_domain *domain;
         int i;
-        int cur_irq;
         int ret;
         u8 val;
 
         if (!max8997->irq) {
                 dev_warn(max8997->dev, "No interrupt specified.\n");
-                max8997->irq_base = 0;
-                return 0;
-        }
-
-        if (!max8997->irq_base) {
-                dev_err(max8997->dev, "No interrupt base specified.\n");
                 return 0;
         }
 
@@ -327,19 +345,13 @@ int max8997_irq_init(struct max8997_dev *max8997)
                                         true : false;
         }
 
-        /* Register with genirq */
-        for (i = 0; i < MAX8997_IRQ_NR; i++) {
-                cur_irq = i + max8997->irq_base;
-                irq_set_chip_data(cur_irq, max8997);
-                irq_set_chip_and_handler(cur_irq, &max8997_irq_chip,
-                                handle_edge_irq);
-                irq_set_nested_thread(cur_irq, 1);
-#ifdef CONFIG_ARM
-                set_irq_flags(cur_irq, IRQF_VALID);
-#else
-                irq_set_noprobe(cur_irq);
-#endif
+        domain = irq_domain_add_linear(NULL, MAX8997_IRQ_NR,
+                                        &max8997_irq_domain_ops, max8997);
+        if (!domain) {
+                dev_err(max8997->dev, "could not create irq domain\n");
+                return -ENODEV;
         }
+        max8997->irq_domain = domain;
 
         ret = request_threaded_irq(max8997->irq, NULL, max8997_irq_thread,
                         IRQF_TRIGGER_FALLING | IRQF_ONESHOT,
diff --git a/drivers/mfd/max8997.c b/drivers/mfd/max8997.c
index cb83a7ab53e7..10b629c245b6 100644
--- a/drivers/mfd/max8997.c
+++ b/drivers/mfd/max8997.c
@@ -143,7 +143,6 @@ static int max8997_i2c_probe(struct i2c_client *i2c,
         if (!pdata)
                 goto err;
 
-        max8997->irq_base = pdata->irq_base;
         max8997->ono = pdata->ono;
 
         mutex_init(&max8997->iolock);
@@ -206,7 +205,7 @@ static const struct i2c_device_id max8997_i2c_id[] = {
 };
 MODULE_DEVICE_TABLE(i2c, max8998_i2c_id);
 
-u8 max8997_dumpaddr_pmic[] = {
+static u8 max8997_dumpaddr_pmic[] = {
         MAX8997_REG_INT1MSK,
         MAX8997_REG_INT2MSK,
         MAX8997_REG_INT3MSK,
@@ -331,7 +330,7 @@ u8 max8997_dumpaddr_pmic[] = {
         MAX8997_REG_DVSOKTIMER5,
 };
 
-u8 max8997_dumpaddr_muic[] = {
+static u8 max8997_dumpaddr_muic[] = {
         MAX8997_MUIC_REG_INTMASK1,
         MAX8997_MUIC_REG_INTMASK2,
         MAX8997_MUIC_REG_INTMASK3,
@@ -341,7 +340,7 @@ u8 max8997_dumpaddr_muic[] = {
         MAX8997_MUIC_REG_CONTROL3,
 };
 
-u8 max8997_dumpaddr_haptic[] = {
+static u8 max8997_dumpaddr_haptic[] = {
         MAX8997_HAPTIC_REG_CONF1,
         MAX8997_HAPTIC_REG_CONF2,
         MAX8997_HAPTIC_REG_DRVCONF,
@@ -423,7 +422,7 @@ static int max8997_resume(struct device *dev)
         return max8997_irq_resume(max8997);
 }
 
-const struct dev_pm_ops max8997_pm = {
+static const struct dev_pm_ops max8997_pm = {
         .suspend = max8997_suspend,
         .resume = max8997_resume,
         .freeze = max8997_freeze,
diff --git a/drivers/mfd/mc13xxx-core.c b/drivers/mfd/mc13xxx-core.c
index f0ea3b8b3e4a..b801dc72f041 100644
--- a/drivers/mfd/mc13xxx-core.c
+++ b/drivers/mfd/mc13xxx-core.c
@@ -723,10 +723,6 @@ void mc13xxx_common_cleanup(struct mc13xxx *mc13xxx)
         free_irq(mc13xxx->irq, mc13xxx);
 
         mfd_remove_devices(mc13xxx->dev);
-
-        regmap_exit(mc13xxx->regmap);
-
-        kfree(mc13xxx);
 }
 EXPORT_SYMBOL_GPL(mc13xxx_common_cleanup);
 
diff --git a/drivers/mfd/mc13xxx-i2c.c b/drivers/mfd/mc13xxx-i2c.c
index d22501dad6a6..9d18dde3cd2a 100644
--- a/drivers/mfd/mc13xxx-i2c.c
+++ b/drivers/mfd/mc13xxx-i2c.c
@@ -53,17 +53,11 @@ static struct regmap_config mc13xxx_regmap_i2c_config = {
 static int mc13xxx_i2c_probe(struct i2c_client *client,
                 const struct i2c_device_id *id)
 {
-        const struct of_device_id *of_id;
-        struct i2c_driver *idrv = to_i2c_driver(client->dev.driver);
         struct mc13xxx *mc13xxx;
         struct mc13xxx_platform_data *pdata = dev_get_platdata(&client->dev);
         int ret;
 
-        of_id = of_match_device(mc13xxx_dt_ids, &client->dev);
-        if (of_id)
-                idrv->id_table = (const struct i2c_device_id*) of_id->data;
-
-        mc13xxx = kzalloc(sizeof(*mc13xxx), GFP_KERNEL);
+        mc13xxx = devm_kzalloc(&client->dev, sizeof(*mc13xxx), GFP_KERNEL);
         if (!mc13xxx)
                 return -ENOMEM;
 
@@ -72,13 +66,13 @@ static int mc13xxx_i2c_probe(struct i2c_client *client,
         mc13xxx->dev = &client->dev;
         mutex_init(&mc13xxx->lock);
 
-        mc13xxx->regmap = regmap_init_i2c(client, &mc13xxx_regmap_i2c_config);
+        mc13xxx->regmap = devm_regmap_init_i2c(client,
+                                               &mc13xxx_regmap_i2c_config);
         if (IS_ERR(mc13xxx->regmap)) {
                 ret = PTR_ERR(mc13xxx->regmap);
                 dev_err(mc13xxx->dev, "Failed to initialize register map: %d\n",
                                 ret);
                 dev_set_drvdata(&client->dev, NULL);
-                kfree(mc13xxx);
                 return ret;
         }
 
diff --git a/drivers/mfd/mc13xxx-spi.c b/drivers/mfd/mc13xxx-spi.c
index 03df422feb76..0bdb43a0aff0 100644
--- a/drivers/mfd/mc13xxx-spi.c
+++ b/drivers/mfd/mc13xxx-spi.c
@@ -119,17 +119,11 @@ static struct regmap_bus regmap_mc13xxx_bus = {
 
 static int mc13xxx_spi_probe(struct spi_device *spi)
 {
-        const struct of_device_id *of_id;
-        struct spi_driver *sdrv = to_spi_driver(spi->dev.driver);
         struct mc13xxx *mc13xxx;
         struct mc13xxx_platform_data *pdata = dev_get_platdata(&spi->dev);
         int ret;
 
-        of_id = of_match_device(mc13xxx_dt_ids, &spi->dev);
-        if (of_id)
-                sdrv->id_table = &mc13xxx_device_id[(enum mc13xxx_id) of_id->data];
-
-        mc13xxx = kzalloc(sizeof(*mc13xxx), GFP_KERNEL);
+        mc13xxx = devm_kzalloc(&spi->dev, sizeof(*mc13xxx), GFP_KERNEL);
         if (!mc13xxx)
                 return -ENOMEM;
 
@@ -139,15 +133,14 @@ static int mc13xxx_spi_probe(struct spi_device *spi)
         mc13xxx->dev = &spi->dev;
         mutex_init(&mc13xxx->lock);
 
-        mc13xxx->regmap = regmap_init(&spi->dev, &regmap_mc13xxx_bus, &spi->dev,
-                                        &mc13xxx_regmap_spi_config);
-
+        mc13xxx->regmap = devm_regmap_init(&spi->dev, &regmap_mc13xxx_bus,
+                                           &spi->dev,
+                                           &mc13xxx_regmap_spi_config);
         if (IS_ERR(mc13xxx->regmap)) {
                 ret = PTR_ERR(mc13xxx->regmap);
                 dev_err(mc13xxx->dev, "Failed to initialize register map: %d\n",
                                 ret);
                 dev_set_drvdata(&spi->dev, NULL);
-                kfree(mc13xxx);
                 return ret;
         }
 
diff --git a/drivers/mfd/mfd-core.c b/drivers/mfd/mfd-core.c
index ffc3d48676ae..0c3a01cde2f7 100644
--- a/drivers/mfd/mfd-core.c
+++ b/drivers/mfd/mfd-core.c
@@ -18,6 +18,8 @@
 #include <linux/pm_runtime.h>
 #include <linux/slab.h>
 #include <linux/module.h>
+#include <linux/irqdomain.h>
+#include <linux/of.h>
 
 int mfd_cell_enable(struct platform_device *pdev)
 {
@@ -76,6 +78,8 @@ static int mfd_add_device(struct device *parent, int id,
 {
         struct resource *res;
         struct platform_device *pdev;
+        struct device_node *np = NULL;
+        struct irq_domain *domain = NULL;
         int ret = -ENOMEM;
         int r;
 
@@ -89,6 +93,16 @@ static int mfd_add_device(struct device *parent, int id,
 
         pdev->dev.parent = parent;
 
+        if (parent->of_node && cell->of_compatible) {
+                for_each_child_of_node(parent->of_node, np) {
+                        if (of_device_is_compatible(np, cell->of_compatible)) {
+                                pdev->dev.of_node = np;
+                                domain = irq_find_host(parent->of_node);
+                                break;
+                        }
+                }
+        }
+
         if (cell->pdata_size) {
                 ret = platform_device_add_data(pdev,
                                         cell->platform_data, cell->pdata_size);
@@ -112,10 +126,18 @@ static int mfd_add_device(struct device *parent, int id,
                         res[r].end = mem_base->start +
                                 cell->resources[r].end;
                 } else if (cell->resources[r].flags & IORESOURCE_IRQ) {
-                        res[r].start = irq_base +
-                                cell->resources[r].start;
-                        res[r].end   = irq_base +
-                                cell->resources[r].end;
+                        if (domain) {
+                                /* Unable to create mappings for IRQ ranges. */
+                                WARN_ON(cell->resources[r].start !=
+                                        cell->resources[r].end);
+                                res[r].start = res[r].end = irq_create_mapping(
+                                        domain, cell->resources[r].start);
+                        } else {
+                                res[r].start = irq_base +
+                                        cell->resources[r].start;
+                                res[r].end   = irq_base +
+                                        cell->resources[r].end;
+                        }
                 } else {
                         res[r].parent = cell->resources[r].parent;
                         res[r].start = cell->resources[r].start;
diff --git a/drivers/mfd/pcf50633-core.c b/drivers/mfd/pcf50633-core.c
index 29c122bf28ea..45ce1fb5a549 100644
--- a/drivers/mfd/pcf50633-core.c
+++ b/drivers/mfd/pcf50633-core.c
@@ -253,8 +253,13 @@ static int __devinit pcf50633_probe(struct i2c_client *client,
                 }
 
                 pdev->dev.parent = pcf->dev;
-                platform_device_add_data(pdev, &pdata->reg_init_data[i],
-                                        sizeof(pdata->reg_init_data[i]));
+                if (platform_device_add_data(pdev, &pdata->reg_init_data[i],
+                                        sizeof(pdata->reg_init_data[i])) < 0) {
+                        platform_device_put(pdev);
+                        dev_err(pcf->dev, "Out of memory for regulator parameters %d\n",
+                                                                        i);
+                        continue;
+                }
                 pcf->regulator_pdev[i] = pdev;
 
                 platform_device_add(pdev);
diff --git a/drivers/mfd/s5m-core.c b/drivers/mfd/s5m-core.c
deleted file mode 100644
index dd170307e60e..000000000000
--- a/drivers/mfd/s5m-core.c
+++ /dev/null
@@ -1,206 +0,0 @@
-/*
- * s5m87xx.c
- *
- * Copyright (c) 2011 Samsung Electronics Co., Ltd
- *              http://www.samsung.com
- *
- *  This program is free software; you can redistribute  it and/or modify it
- *  under  the terms of  the GNU General  Public License as published by the
- *  Free Software Foundation;  either version 2 of the  License, or (at your
- *  option) any later version.
- *
- */
-
-#include <linux/module.h>
-#include <linux/moduleparam.h>
-#include <linux/init.h>
-#include <linux/err.h>
-#include <linux/slab.h>
-#include <linux/i2c.h>
-#include <linux/interrupt.h>
-#include <linux/pm_runtime.h>
-#include <linux/mutex.h>
-#include <linux/mfd/core.h>
-#include <linux/mfd/s5m87xx/s5m-core.h>
-#include <linux/mfd/s5m87xx/s5m-pmic.h>
-#include <linux/mfd/s5m87xx/s5m-rtc.h>
-#include <linux/regmap.h>
-
-static struct mfd_cell s5m8751_devs[] = {
-        {
-                .name = "s5m8751-pmic",
-        }, {
-                .name = "s5m-charger",
-        }, {
-                .name = "s5m8751-codec",
-        },
-};
-
-static struct mfd_cell s5m8763_devs[] = {
-        {
-                .name = "s5m8763-pmic",
-        }, {
-                .name = "s5m-rtc",
-        }, {
-                .name = "s5m-charger",
-        },
-};
-
-static struct mfd_cell s5m8767_devs[] = {
-        {
-                .name = "s5m8767-pmic",
-        }, {
-                .name = "s5m-rtc",
-        },
-};
-
-int s5m_reg_read(struct s5m87xx_dev *s5m87xx, u8 reg, void *dest)
-{
-        return regmap_read(s5m87xx->regmap, reg, dest);
-}
-EXPORT_SYMBOL_GPL(s5m_reg_read);
-
-int s5m_bulk_read(struct s5m87xx_dev *s5m87xx, u8 reg, int count, u8 *buf)
-{
-        return regmap_bulk_read(s5m87xx->regmap, reg, buf, count);
-}
-EXPORT_SYMBOL_GPL(s5m_bulk_read);
-
-int s5m_reg_write(struct s5m87xx_dev *s5m87xx, u8 reg, u8 value)
-{
-        return regmap_write(s5m87xx->regmap, reg, value);
-}
-EXPORT_SYMBOL_GPL(s5m_reg_write);
-
-int s5m_bulk_write(struct s5m87xx_dev *s5m87xx, u8 reg, int count, u8 *buf)
-{
-        return regmap_raw_write(s5m87xx->regmap, reg, buf, count);
-}
-EXPORT_SYMBOL_GPL(s5m_bulk_write);
-
-int s5m_reg_update(struct s5m87xx_dev *s5m87xx, u8 reg, u8 val, u8 mask)
-{
-        return regmap_update_bits(s5m87xx->regmap, reg, mask, val);
-}
-EXPORT_SYMBOL_GPL(s5m_reg_update);
-
-static struct regmap_config s5m_regmap_config = {
-        .reg_bits = 8,
-        .val_bits = 8,
-};
-
-static int s5m87xx_i2c_probe(struct i2c_client *i2c,
-                            const struct i2c_device_id *id)
-{
-        struct s5m_platform_data *pdata = i2c->dev.platform_data;
-        struct s5m87xx_dev *s5m87xx;
-        int ret;
-
-        s5m87xx = devm_kzalloc(&i2c->dev, sizeof(struct s5m87xx_dev),
-                                GFP_KERNEL);
-        if (s5m87xx == NULL)
-                return -ENOMEM;
-
-        i2c_set_clientdata(i2c, s5m87xx);
-        s5m87xx->dev = &i2c->dev;
-        s5m87xx->i2c = i2c;
-        s5m87xx->irq = i2c->irq;
-        s5m87xx->type = id->driver_data;
-
-        if (pdata) {
-                s5m87xx->device_type = pdata->device_type;
-                s5m87xx->ono = pdata->ono;
-                s5m87xx->irq_base = pdata->irq_base;
-                s5m87xx->wakeup = pdata->wakeup;
-        }
-
-        s5m87xx->regmap = devm_regmap_init_i2c(i2c, &s5m_regmap_config);
-        if (IS_ERR(s5m87xx->regmap)) {
-                ret = PTR_ERR(s5m87xx->regmap);
-                dev_err(&i2c->dev, "Failed to allocate register map: %d\n",
-                        ret);
-                return ret;
-        }
-
-        s5m87xx->rtc = i2c_new_dummy(i2c->adapter, RTC_I2C_ADDR);
-        i2c_set_clientdata(s5m87xx->rtc, s5m87xx);
-
-        if (pdata && pdata->cfg_pmic_irq)
-                pdata->cfg_pmic_irq();
-
-        s5m_irq_init(s5m87xx);
-
-        pm_runtime_set_active(s5m87xx->dev);
-
-        switch (s5m87xx->device_type) {
-        case S5M8751X:
-                ret = mfd_add_devices(s5m87xx->dev, -1, s5m8751_devs,
-                                        ARRAY_SIZE(s5m8751_devs), NULL, 0);
-                break;
-        case S5M8763X:
-                ret = mfd_add_devices(s5m87xx->dev, -1, s5m8763_devs,
-                                        ARRAY_SIZE(s5m8763_devs), NULL, 0);
-                break;
-        case S5M8767X:
-                ret = mfd_add_devices(s5m87xx->dev, -1, s5m8767_devs,
-                                        ARRAY_SIZE(s5m8767_devs), NULL, 0);
-                break;
-        default:
-                /* If this happens the probe function is problem */
-                BUG();
-        }
-
-        if (ret < 0)
-                goto err;
-
-        return ret;
-
-err:
-        mfd_remove_devices(s5m87xx->dev);
-        s5m_irq_exit(s5m87xx);
-        i2c_unregister_device(s5m87xx->rtc);
-        return ret;
-}
-
-static int s5m87xx_i2c_remove(struct i2c_client *i2c)
-{
-        struct s5m87xx_dev *s5m87xx = i2c_get_clientdata(i2c);
-
-        mfd_remove_devices(s5m87xx->dev);
-        s5m_irq_exit(s5m87xx);
-        i2c_unregister_device(s5m87xx->rtc);
-        return 0;
-}
-
-static const struct i2c_device_id s5m87xx_i2c_id[] = {
-        { "s5m87xx", 0 },
-        { }
-};
-MODULE_DEVICE_TABLE(i2c, s5m87xx_i2c_id);
-
-static struct i2c_driver s5m87xx_i2c_driver = {
-        .driver = {
-                   .name = "s5m87xx",
-                   .owner = THIS_MODULE,
-        },
-        .probe = s5m87xx_i2c_probe,
-        .remove = s5m87xx_i2c_remove,
-        .id_table = s5m87xx_i2c_id,
-};
-
-static int __init s5m87xx_i2c_init(void)
-{
-        return i2c_add_driver(&s5m87xx_i2c_driver);
-}
-
-subsys_initcall(s5m87xx_i2c_init);
-
-static void __exit s5m87xx_i2c_exit(void)
-{
-        i2c_del_driver(&s5m87xx_i2c_driver);
-}
-module_exit(s5m87xx_i2c_exit);
-
-MODULE_AUTHOR("Sangbeom Kim <sbkim73@samsung.com>");
-MODULE_DESCRIPTION("Core support for the S5M MFD");
-MODULE_LICENSE("GPL");
diff --git a/drivers/mfd/s5m-irq.c b/drivers/mfd/s5m-irq.c
deleted file mode 100644
index 0236676085cf..000000000000
--- a/drivers/mfd/s5m-irq.c
+++ /dev/null
@@ -1,495 +0,0 @@
-/*
- * s5m-irq.c
- *
- * Copyright (c) 2011 Samsung Electronics Co., Ltd
- *              http://www.samsung.com
- *
- *  This program is free software; you can redistribute  it and/or modify it
- *  under  the terms of  the GNU General  Public License as published by the
- *  Free Software Foundation;  either version 2 of the  License, or (at your
- *  option) any later version.
- *
- */
-
-#include <linux/device.h>
-#include <linux/interrupt.h>
-#include <linux/irq.h>
-#include <linux/mfd/s5m87xx/s5m-core.h>
-
-struct s5m_irq_data {
-        int reg;
-        int mask;
-};
-
-static struct s5m_irq_data s5m8767_irqs[] = {
-        [S5M8767_IRQ_PWRR] = {
-                .reg = 1,
-                .mask = S5M8767_IRQ_PWRR_MASK,
-        },
-        [S5M8767_IRQ_PWRF] = {
-                .reg = 1,
-                .mask = S5M8767_IRQ_PWRF_MASK,
-        },
-        [S5M8767_IRQ_PWR1S] = {
-                .reg = 1,
-                .mask = S5M8767_IRQ_PWR1S_MASK,
-        },
-        [S5M8767_IRQ_JIGR] = {
-                .reg = 1,
-                .mask = S5M8767_IRQ_JIGR_MASK,
-        },
-        [S5M8767_IRQ_JIGF] = {
-                .reg = 1,
-                .mask = S5M8767_IRQ_JIGF_MASK,
-        },
-        [S5M8767_IRQ_LOWBAT2] = {
-                .reg = 1,
-                .mask = S5M8767_IRQ_LOWBAT2_MASK,
-        },
-        [S5M8767_IRQ_LOWBAT1] = {
-                .reg = 1,
-                .mask = S5M8767_IRQ_LOWBAT1_MASK,
-        },
-        [S5M8767_IRQ_MRB] = {
-                .reg = 2,
-                .mask = S5M8767_IRQ_MRB_MASK,
-        },
-        [S5M8767_IRQ_DVSOK2] = {
-                .reg = 2,
-                .mask = S5M8767_IRQ_DVSOK2_MASK,
-        },
-        [S5M8767_IRQ_DVSOK3] = {
-                .reg = 2,
-                .mask = S5M8767_IRQ_DVSOK3_MASK,
-        },
-        [S5M8767_IRQ_DVSOK4] = {
-                .reg = 2,
-                .mask = S5M8767_IRQ_DVSOK4_MASK,
-        },
-        [S5M8767_IRQ_RTC60S] = {
-                .reg = 3,
-                .mask = S5M8767_IRQ_RTC60S_MASK,
-        },
-        [S5M8767_IRQ_RTCA1] = {
-                .reg = 3,
-                .mask = S5M8767_IRQ_RTCA1_MASK,
-        },
-        [S5M8767_IRQ_RTCA2] = {
-                .reg = 3,
-                .mask = S5M8767_IRQ_RTCA2_MASK,
-        },
-        [S5M8767_IRQ_SMPL] = {
-                .reg = 3,
-                .mask = S5M8767_IRQ_SMPL_MASK,
-        },
-        [S5M8767_IRQ_RTC1S] = {
-                .reg = 3,
-                .mask = S5M8767_IRQ_RTC1S_MASK,
-        },
-        [S5M8767_IRQ_WTSR] = {
-                .reg = 3,
-                .mask = S5M8767_IRQ_WTSR_MASK,
-        },
-};
-
-static struct s5m_irq_data s5m8763_irqs[] = {
-        [S5M8763_IRQ_DCINF] = {
-                .reg = 1,
-                .mask = S5M8763_IRQ_DCINF_MASK,
-        },
-        [S5M8763_IRQ_DCINR] = {
-                .reg = 1,
-                .mask = S5M8763_IRQ_DCINR_MASK,
-        },
-        [S5M8763_IRQ_JIGF] = {
-                .reg = 1,
-                .mask = S5M8763_IRQ_JIGF_MASK,
-        },
-        [S5M8763_IRQ_JIGR] = {
-                .reg = 1,
-                .mask = S5M8763_IRQ_JIGR_MASK,
-        },
-        [S5M8763_IRQ_PWRONF] = {
-                .reg = 1,
-                .mask = S5M8763_IRQ_PWRONF_MASK,
-        },
-        [S5M8763_IRQ_PWRONR] = {
-                .reg = 1,
-                .mask = S5M8763_IRQ_PWRONR_MASK,
-        },
-        [S5M8763_IRQ_WTSREVNT] = {
-                .reg = 2,
-                .mask = S5M8763_IRQ_WTSREVNT_MASK,
-        },
-        [S5M8763_IRQ_SMPLEVNT] = {
-                .reg = 2,
-                .mask = S5M8763_IRQ_SMPLEVNT_MASK,
-        },
-        [S5M8763_IRQ_ALARM1] = {
-                .reg = 2,
-                .mask = S5M8763_IRQ_ALARM1_MASK,
-        },
-        [S5M8763_IRQ_ALARM0] = {
-                .reg = 2,
-                .mask = S5M8763_IRQ_ALARM0_MASK,
-        },
-        [S5M8763_IRQ_ONKEY1S] = {
-                .reg = 3,
-                .mask = S5M8763_IRQ_ONKEY1S_MASK,
-        },
-        [S5M8763_IRQ_TOPOFFR] = {
-                .reg = 3,
-                .mask = S5M8763_IRQ_TOPOFFR_MASK,
-        },
-        [S5M8763_IRQ_DCINOVPR] = {
-                .reg = 3,
-                .mask = S5M8763_IRQ_DCINOVPR_MASK,
-        },
-        [S5M8763_IRQ_CHGRSTF] = {
-                .reg = 3,
-                .mask = S5M8763_IRQ_CHGRSTF_MASK,
-        },
-        [S5M8763_IRQ_DONER] = {
-                .reg = 3,
-                .mask = S5M8763_IRQ_DONER_MASK,
-        },
-        [S5M8763_IRQ_CHGFAULT] = {
-                .reg = 3,
-                .mask = S5M8763_IRQ_CHGFAULT_MASK,
-        },
-        [S5M8763_IRQ_LOBAT1] = {
-                .reg = 4,
-                .mask = S5M8763_IRQ_LOBAT1_MASK,
-        },
-        [S5M8763_IRQ_LOBAT2] = {
-                .reg = 4,
-                .mask = S5M8763_IRQ_LOBAT2_MASK,
-        },
-};
-
-static inline struct s5m_irq_data *
-irq_to_s5m8767_irq(struct s5m87xx_dev *s5m87xx, int irq)
-{
-        return &s5m8767_irqs[irq - s5m87xx->irq_base];
-}
-
-static void s5m8767_irq_lock(struct irq_data *data)
-{
-        struct s5m87xx_dev *s5m87xx = irq_data_get_irq_chip_data(data);
-
-        mutex_lock(&s5m87xx->irqlock);
-}
-
-static void s5m8767_irq_sync_unlock(struct irq_data *data)
-{
-        struct s5m87xx_dev *s5m87xx = irq_data_get_irq_chip_data(data);
-        int i;
-
-        for (i = 0; i < ARRAY_SIZE(s5m87xx->irq_masks_cur); i++) {
-                if (s5m87xx->irq_masks_cur[i] != s5m87xx->irq_masks_cache[i]) {
-                        s5m87xx->irq_masks_cache[i] = s5m87xx->irq_masks_cur[i];
-                        s5m_reg_write(s5m87xx, S5M8767_REG_INT1M + i,
-                                        s5m87xx->irq_masks_cur[i]);
-                }
-        }
-
-        mutex_unlock(&s5m87xx->irqlock);
-}
-
-static void s5m8767_irq_unmask(struct irq_data *data)
-{
-        struct s5m87xx_dev *s5m87xx = irq_data_get_irq_chip_data(data);
-        struct s5m_irq_data *irq_data = irq_to_s5m8767_irq(s5m87xx,
-                                                               data->irq);
-
-        s5m87xx->irq_masks_cur[irq_data->reg - 1] &= ~irq_data->mask;
-}
-
-static void s5m8767_irq_mask(struct irq_data *data)
-{
-        struct s5m87xx_dev *s5m87xx = irq_data_get_irq_chip_data(data);
-        struct s5m_irq_data *irq_data = irq_to_s5m8767_irq(s5m87xx,
-                                                               data->irq);
-
-        s5m87xx->irq_masks_cur[irq_data->reg - 1] |= irq_data->mask;
-}
-
-static struct irq_chip s5m8767_irq_chip = {
-        .name = "s5m8767",
-        .irq_bus_lock = s5m8767_irq_lock,
-        .irq_bus_sync_unlock = s5m8767_irq_sync_unlock,
-        .irq_mask = s5m8767_irq_mask,
-        .irq_unmask = s5m8767_irq_unmask,
-};
-
-static inline struct s5m_irq_data *
-irq_to_s5m8763_irq(struct s5m87xx_dev *s5m87xx, int irq)
-{
-        return &s5m8763_irqs[irq - s5m87xx->irq_base];
-}
-
-static void s5m8763_irq_lock(struct irq_data *data)
-{
-        struct s5m87xx_dev *s5m87xx = irq_data_get_irq_chip_data(data);
-
-        mutex_lock(&s5m87xx->irqlock);
-}
-
-static void s5m8763_irq_sync_unlock(struct irq_data *data)
-{
-        struct s5m87xx_dev *s5m87xx = irq_data_get_irq_chip_data(data);
-        int i;
-
-        for (i = 0; i < ARRAY_SIZE(s5m87xx->irq_masks_cur); i++) {
-                if (s5m87xx->irq_masks_cur[i] != s5m87xx->irq_masks_cache[i]) {
-                        s5m87xx->irq_masks_cache[i] = s5m87xx->irq_masks_cur[i];
-                        s5m_reg_write(s5m87xx, S5M8763_REG_IRQM1 + i,
-                                        s5m87xx->irq_masks_cur[i]);
-                }
-        }
-
-        mutex_unlock(&s5m87xx->irqlock);
-}
-
-static void s5m8763_irq_unmask(struct irq_data *data)
-{
-        struct s5m87xx_dev *s5m87xx = irq_data_get_irq_chip_data(data);
-        struct s5m_irq_data *irq_data = irq_to_s5m8763_irq(s5m87xx,
-                                                               data->irq);
-
-        s5m87xx->irq_masks_cur[irq_data->reg - 1] &= ~irq_data->mask;
-}
-
-static void s5m8763_irq_mask(struct irq_data *data)
-{
-        struct s5m87xx_dev *s5m87xx = irq_data_get_irq_chip_data(data);
-        struct s5m_irq_data *irq_data = irq_to_s5m8763_irq(s5m87xx,
-                                                               data->irq);
-
-        s5m87xx->irq_masks_cur[irq_data->reg - 1] |= irq_data->mask;
-}
-
-static struct irq_chip s5m8763_irq_chip = {
-        .name = "s5m8763",
-        .irq_bus_lock = s5m8763_irq_lock,
-        .irq_bus_sync_unlock = s5m8763_irq_sync_unlock,
-        .irq_mask = s5m8763_irq_mask,
-        .irq_unmask = s5m8763_irq_unmask,
-};
-
-
-static irqreturn_t s5m8767_irq_thread(int irq, void *data)
-{
-        struct s5m87xx_dev *s5m87xx = data;
-        u8 irq_reg[NUM_IRQ_REGS-1];
-        int ret;
-        int i;
-
-
-        ret = s5m_bulk_read(s5m87xx, S5M8767_REG_INT1,
-                                NUM_IRQ_REGS - 1, irq_reg);
-        if (ret < 0) {
-                dev_err(s5m87xx->dev, "Failed to read interrupt register: %d\n",
-                                ret);
-                return IRQ_NONE;
-        }
-
-        for (i = 0; i < NUM_IRQ_REGS - 1; i++)
-                irq_reg[i] &= ~s5m87xx->irq_masks_cur[i];
-
-        for (i = 0; i < S5M8767_IRQ_NR; i++) {
-                if (irq_reg[s5m8767_irqs[i].reg - 1] & s5m8767_irqs[i].mask)
-                        handle_nested_irq(s5m87xx->irq_base + i);
-        }
-
-        return IRQ_HANDLED;
-}
-
-static irqreturn_t s5m8763_irq_thread(int irq, void *data)
-{
-        struct s5m87xx_dev *s5m87xx = data;
-        u8 irq_reg[NUM_IRQ_REGS];
-        int ret;
-        int i;
-
-        ret = s5m_bulk_read(s5m87xx, S5M8763_REG_IRQ1,
-                                NUM_IRQ_REGS, irq_reg);
-        if (ret < 0) {
-                dev_err(s5m87xx->dev, "Failed to read interrupt register: %d\n",
-                                ret);
-                return IRQ_NONE;
-        }
-
-        for (i = 0; i < NUM_IRQ_REGS; i++)
-                irq_reg[i] &= ~s5m87xx->irq_masks_cur[i];
-
-        for (i = 0; i < S5M8763_IRQ_NR; i++) {
-                if (irq_reg[s5m8763_irqs[i].reg - 1] & s5m8763_irqs[i].mask)
-                        handle_nested_irq(s5m87xx->irq_base + i);
-        }
-
-        return IRQ_HANDLED;
-}
-
-int s5m_irq_resume(struct s5m87xx_dev *s5m87xx)
-{
-        if (s5m87xx->irq && s5m87xx->irq_base){
-                switch (s5m87xx->device_type) {
-                case S5M8763X:
-                        s5m8763_irq_thread(s5m87xx->irq_base, s5m87xx);
-                        break;
-                case S5M8767X:
-                        s5m8767_irq_thread(s5m87xx->irq_base, s5m87xx);
-                        break;
-                default:
-                        dev_err(s5m87xx->dev,
-                                "Unknown device type %d\n",
-                                s5m87xx->device_type);
-                        return -EINVAL;
-
-                }
-        }
-        return 0;
-}
-
-int s5m_irq_init(struct s5m87xx_dev *s5m87xx)
-{
-        int i;
-        int cur_irq;
-        int ret = 0;
-        int type = s5m87xx->device_type;
-
-        if (!s5m87xx->irq) {
-                dev_warn(s5m87xx->dev,
-                         "No interrupt specified, no interrupts\n");
-                s5m87xx->irq_base = 0;
-                return 0;
-        }
-
-        if (!s5m87xx->irq_base) {
-                dev_err(s5m87xx->dev,
-                        "No interrupt base specified, no interrupts\n");
-                return 0;
-        }
-
-        mutex_init(&s5m87xx->irqlock);
-
-        switch (type) {
-        case S5M8763X:
-                for (i = 0; i < NUM_IRQ_REGS; i++) {
-                        s5m87xx->irq_masks_cur[i] = 0xff;
-                        s5m87xx->irq_masks_cache[i] = 0xff;
-                        s5m_reg_write(s5m87xx, S5M8763_REG_IRQM1 + i,
-                                                0xff);
-                }
-
-                s5m_reg_write(s5m87xx, S5M8763_REG_STATUSM1, 0xff);
-                s5m_reg_write(s5m87xx, S5M8763_REG_STATUSM2, 0xff);
-
-                for (i = 0; i < S5M8763_IRQ_NR; i++) {
-                        cur_irq = i + s5m87xx->irq_base;
-                        irq_set_chip_data(cur_irq, s5m87xx);
-                        irq_set_chip_and_handler(cur_irq, &s5m8763_irq_chip,
-                                                 handle_edge_irq);
-                        irq_set_nested_thread(cur_irq, 1);
-#ifdef CONFIG_ARM
-                        set_irq_flags(cur_irq, IRQF_VALID);
-#else
-                        irq_set_noprobe(cur_irq);
-#endif
-                }
-
-                ret = request_threaded_irq(s5m87xx->irq, NULL,
-                                        s5m8763_irq_thread,
-                                        IRQF_TRIGGER_FALLING | IRQF_ONESHOT,
-                                        "s5m87xx-irq", s5m87xx);
-                if (ret) {
-                        dev_err(s5m87xx->dev, "Failed to request IRQ %d: %d\n",
-                                s5m87xx->irq, ret);
-                        return ret;
-                }
-                break;
-        case S5M8767X:
-                for (i = 0; i < NUM_IRQ_REGS - 1; i++) {
-                        s5m87xx->irq_masks_cur[i] = 0xff;
-                        s5m87xx->irq_masks_cache[i] = 0xff;
-                        s5m_reg_write(s5m87xx, S5M8767_REG_INT1M + i,
-                                                0xff);
-                }
-                for (i = 0; i < S5M8767_IRQ_NR; i++) {
-                        cur_irq = i + s5m87xx->irq_base;
-                        irq_set_chip_data(cur_irq, s5m87xx);
-                        if (ret) {
-                                dev_err(s5m87xx->dev,
-                                        "Failed to irq_set_chip_data %d: %d\n",
-                                        s5m87xx->irq, ret);
-                                return ret;
-                        }
-
-                        irq_set_chip_and_handler(cur_irq, &s5m8767_irq_chip,
-                                                 handle_edge_irq);
-                        irq_set_nested_thread(cur_irq, 1);
-#ifdef CONFIG_ARM
-                        set_irq_flags(cur_irq, IRQF_VALID);
-#else
-                        irq_set_noprobe(cur_irq);
-#endif
-                }
-
-                ret = request_threaded_irq(s5m87xx->irq, NULL,
-                                           s5m8767_irq_thread,
-                                           IRQF_TRIGGER_FALLING | IRQF_ONESHOT,
-                                           "s5m87xx-irq", s5m87xx);
-                if (ret) {
-                        dev_err(s5m87xx->dev, "Failed to request IRQ %d: %d\n",
-                                s5m87xx->irq, ret);
-                        return ret;
-                }
-                break;
-        default:
-                dev_err(s5m87xx->dev,
-                        "Unknown device type %d\n", s5m87xx->device_type);
-                return -EINVAL;
-        }
-
-        if (!s5m87xx->ono)
-                return 0;
-
-        switch (type) {
-        case S5M8763X:
-                ret = request_threaded_irq(s5m87xx->ono, NULL,
-                                                s5m8763_irq_thread,
-                                                IRQF_TRIGGER_FALLING |
-                                                IRQF_TRIGGER_RISING |
-                                                IRQF_ONESHOT, "s5m87xx-ono",
-                                                s5m87xx);
-                break;
-        case S5M8767X:
-                ret = request_threaded_irq(s5m87xx->ono, NULL,
-                                        s5m8767_irq_thread,
-                                        IRQF_TRIGGER_FALLING |
-                                        IRQF_TRIGGER_RISING |
-                                        IRQF_ONESHOT, "s5m87xx-ono", s5m87xx);
-                break;
-        default:
-                ret = -EINVAL;
-                break;
-        }
-
-        if (ret) {
-                dev_err(s5m87xx->dev, "Failed to request IRQ %d: %d\n",
-                        s5m87xx->ono, ret);
-                return ret;
-        }
-
-        return 0;
-}
-
-void s5m_irq_exit(struct s5m87xx_dev *s5m87xx)
-{
-        if (s5m87xx->ono)
-                free_irq(s5m87xx->ono, s5m87xx);
-
-        if (s5m87xx->irq)
-                free_irq(s5m87xx->irq, s5m87xx);
-}
diff --git a/drivers/mfd/sec-core.c b/drivers/mfd/sec-core.c
new file mode 100644
index 000000000000..2988efde11eb
--- /dev/null
+++ b/drivers/mfd/sec-core.c
@@ -0,0 +1,216 @@
+/*
+ * sec-core.c
+ *
+ * Copyright (c) 2012 Samsung Electronics Co., Ltd
+ *              http://www.samsung.com
+ *
+ *  This program is free software; you can redistribute  it and/or modify it
+ *  under  the terms of  the GNU General  Public License as published by the
+ *  Free Software Foundation;  either version 2 of the  License, or (at your
+ *  option) any later version.
+ *
+ */
+
+#include <linux/module.h>
+#include <linux/moduleparam.h>
+#include <linux/init.h>
+#include <linux/err.h>
+#include <linux/slab.h>
+#include <linux/i2c.h>
+#include <linux/interrupt.h>
+#include <linux/pm_runtime.h>
+#include <linux/mutex.h>
+#include <linux/mfd/core.h>
+#include <linux/mfd/samsung/core.h>
+#include <linux/mfd/samsung/irq.h>
+#include <linux/mfd/samsung/rtc.h>
+#include <linux/regmap.h>
+
+static struct mfd_cell s5m8751_devs[] = {
+        {
+                .name = "s5m8751-pmic",
+        }, {
+                .name = "s5m-charger",
+        }, {
+                .name = "s5m8751-codec",
+        },
+};
+
+static struct mfd_cell s5m8763_devs[] = {
+        {
+                .name = "s5m8763-pmic",
+        }, {
+                .name = "s5m-rtc",
+        }, {
+                .name = "s5m-charger",
+        },
+};
+
+static struct mfd_cell s5m8767_devs[] = {
+        {
+                .name = "s5m8767-pmic",
+        }, {
+                .name = "s5m-rtc",
+        },
+};
+
+static struct mfd_cell s2mps11_devs[] = {
+        {
+                .name = "s2mps11-pmic",
+        },
+};
+
+int sec_reg_read(struct sec_pmic_dev *sec_pmic, u8 reg, void *dest)
+{
+        return regmap_read(sec_pmic->regmap, reg, dest);
+}
+EXPORT_SYMBOL_GPL(sec_reg_read);
+
+int sec_bulk_read(struct sec_pmic_dev *sec_pmic, u8 reg, int count, u8 *buf)
+{
+        return regmap_bulk_read(sec_pmic->regmap, reg, buf, count);
+}
+EXPORT_SYMBOL_GPL(sec_bulk_read);
+
+int sec_reg_write(struct sec_pmic_dev *sec_pmic, u8 reg, u8 value)
+{
+        return regmap_write(sec_pmic->regmap, reg, value);
+}
+EXPORT_SYMBOL_GPL(sec_reg_write);
+
+int sec_bulk_write(struct sec_pmic_dev *sec_pmic, u8 reg, int count, u8 *buf)
+{
+        return regmap_raw_write(sec_pmic->regmap, reg, buf, count);
+}
+EXPORT_SYMBOL_GPL(sec_bulk_write);
+
+int sec_reg_update(struct sec_pmic_dev *sec_pmic, u8 reg, u8 val, u8 mask)
+{
+        return regmap_update_bits(sec_pmic->regmap, reg, mask, val);
+}
+EXPORT_SYMBOL_GPL(sec_reg_update);
+
+static struct regmap_config sec_regmap_config = {
+        .reg_bits = 8,
+        .val_bits = 8,
+};
+
+static int sec_pmic_probe(struct i2c_client *i2c,
+                            const struct i2c_device_id *id)
+{
+        struct sec_platform_data *pdata = i2c->dev.platform_data;
+        struct sec_pmic_dev *sec_pmic;
+        int ret;
+
+        sec_pmic = devm_kzalloc(&i2c->dev, sizeof(struct sec_pmic_dev),
+                                GFP_KERNEL);
+        if (sec_pmic == NULL)
+                return -ENOMEM;
+
+        i2c_set_clientdata(i2c, sec_pmic);
+        sec_pmic->dev = &i2c->dev;
+        sec_pmic->i2c = i2c;
+        sec_pmic->irq = i2c->irq;
+        sec_pmic->type = id->driver_data;
+
+        if (pdata) {
+                sec_pmic->device_type = pdata->device_type;
+                sec_pmic->ono = pdata->ono;
+                sec_pmic->irq_base = pdata->irq_base;
+                sec_pmic->wakeup = pdata->wakeup;
+        }
+
+        sec_pmic->regmap = devm_regmap_init_i2c(i2c, &sec_regmap_config);
+        if (IS_ERR(sec_pmic->regmap)) {
+                ret = PTR_ERR(sec_pmic->regmap);
+                dev_err(&i2c->dev, "Failed to allocate register map: %d\n",
+                        ret);
+                return ret;
+        }
+
+        sec_pmic->rtc = i2c_new_dummy(i2c->adapter, RTC_I2C_ADDR);
+        i2c_set_clientdata(sec_pmic->rtc, sec_pmic);
+
+        if (pdata && pdata->cfg_pmic_irq)
+                pdata->cfg_pmic_irq();
+
+        sec_irq_init(sec_pmic);
+
+        pm_runtime_set_active(sec_pmic->dev);
+
+        switch (sec_pmic->device_type) {
+        case S5M8751X:
+                ret = mfd_add_devices(sec_pmic->dev, -1, s5m8751_devs,
+                                        ARRAY_SIZE(s5m8751_devs), NULL, 0);
+                break;
+        case S5M8763X:
+                ret = mfd_add_devices(sec_pmic->dev, -1, s5m8763_devs,
+                                        ARRAY_SIZE(s5m8763_devs), NULL, 0);
+                break;
+        case S5M8767X:
+                ret = mfd_add_devices(sec_pmic->dev, -1, s5m8767_devs,
+                                        ARRAY_SIZE(s5m8767_devs), NULL, 0);
+                break;
+        case S2MPS11X:
+                ret = mfd_add_devices(sec_pmic->dev, -1, s2mps11_devs,
+                                        ARRAY_SIZE(s2mps11_devs), NULL, 0);
+                break;
+        default:
+                /* If this happens the probe function is problem */
+                BUG();
+        }
+
+        if (ret < 0)
+                goto err;
+
+        return ret;
+
+err:
+        mfd_remove_devices(sec_pmic->dev);
+        sec_irq_exit(sec_pmic);
+        i2c_unregister_device(sec_pmic->rtc);
+        return ret;
+}
+
+static int sec_pmic_remove(struct i2c_client *i2c)
+{
+        struct sec_pmic_dev *sec_pmic = i2c_get_clientdata(i2c);
+
+        mfd_remove_devices(sec_pmic->dev);
+        sec_irq_exit(sec_pmic);
+        i2c_unregister_device(sec_pmic->rtc);
+        return 0;
+}
+
+static const struct i2c_device_id sec_pmic_id[] = {
+        { "sec_pmic", 0 },
+        { }
+};
+MODULE_DEVICE_TABLE(i2c, sec_pmic_id);
+
+static struct i2c_driver sec_pmic_driver = {
+        .driver = {
+                   .name = "sec_pmic",
+                   .owner = THIS_MODULE,
+        },
+        .probe = sec_pmic_probe,
+        .remove = sec_pmic_remove,
+        .id_table = sec_pmic_id,
+};
+
+static int __init sec_pmic_init(void)
+{
+        return i2c_add_driver(&sec_pmic_driver);
+}
+
+subsys_initcall(sec_pmic_init);
+
+static void __exit sec_pmic_exit(void)
+{
+        i2c_del_driver(&sec_pmic_driver);
+}
+module_exit(sec_pmic_exit);
+
+MODULE_AUTHOR("Sangbeom Kim <sbkim73@samsung.com>");
+MODULE_DESCRIPTION("Core support for the S5M MFD");
+MODULE_LICENSE("GPL");
diff --git a/drivers/mfd/sec-irq.c b/drivers/mfd/sec-irq.c
new file mode 100644
index 000000000000..c901fa50fea1
--- /dev/null
+++ b/drivers/mfd/sec-irq.c
@@ -0,0 +1,317 @@
+/*
+ * sec-irq.c
+ *
+ * Copyright (c) 2011 Samsung Electronics Co., Ltd
+ *              http://www.samsung.com
+ *
+ *  This program is free software; you can redistribute  it and/or modify it
+ *  under  the terms of  the GNU General  Public License as published by the
+ *  Free Software Foundation;  either version 2 of the  License, or (at your
+ *  option) any later version.
+ *
+ */
+
+#include <linux/device.h>
+#include <linux/interrupt.h>
+#include <linux/irq.h>
+#include <linux/regmap.h>
+
+#include <linux/mfd/samsung/core.h>
+#include <linux/mfd/samsung/irq.h>
+#include <linux/mfd/samsung/s2mps11.h>
+#include <linux/mfd/samsung/s5m8763.h>
+#include <linux/mfd/samsung/s5m8767.h>
+
+static struct regmap_irq s2mps11_irqs[] = {
+        [S2MPS11_IRQ_PWRONF] = {
+                .reg_offset = 1,
+                .mask = S2MPS11_IRQ_PWRONF_MASK,
+        },
+        [S2MPS11_IRQ_PWRONR] = {
+                .reg_offset = 1,
+                .mask = S2MPS11_IRQ_PWRONR_MASK,
+        },
+        [S2MPS11_IRQ_JIGONBF] = {
+                .reg_offset = 1,
+                .mask = S2MPS11_IRQ_JIGONBF_MASK,
+        },
+        [S2MPS11_IRQ_JIGONBR] = {
+                .reg_offset = 1,
+                .mask = S2MPS11_IRQ_JIGONBR_MASK,
+        },
+        [S2MPS11_IRQ_ACOKBF] = {
+                .reg_offset = 1,
+                .mask = S2MPS11_IRQ_ACOKBF_MASK,
+        },
+        [S2MPS11_IRQ_ACOKBR] = {
+                .reg_offset = 1,
+                .mask = S2MPS11_IRQ_ACOKBR_MASK,
+        },
+        [S2MPS11_IRQ_PWRON1S] = {
+                .reg_offset = 1,
+                .mask = S2MPS11_IRQ_PWRON1S_MASK,
+        },
+        [S2MPS11_IRQ_MRB] = {
+                .reg_offset = 1,
+                .mask = S2MPS11_IRQ_MRB_MASK,
+        },
+        [S2MPS11_IRQ_RTC60S] = {
+                .reg_offset = 2,
+                .mask = S2MPS11_IRQ_RTC60S_MASK,
+        },
+        [S2MPS11_IRQ_RTCA1] = {
+                .reg_offset = 2,
+                .mask = S2MPS11_IRQ_RTCA1_MASK,
+        },
+        [S2MPS11_IRQ_RTCA2] = {
+                .reg_offset = 2,
+                .mask = S2MPS11_IRQ_RTCA2_MASK,
+        },
+        [S2MPS11_IRQ_SMPL] = {
+                .reg_offset = 2,
+                .mask = S2MPS11_IRQ_SMPL_MASK,
+        },
+        [S2MPS11_IRQ_RTC1S] = {
+                .reg_offset = 2,
+                .mask = S2MPS11_IRQ_RTC1S_MASK,
+        },
+        [S2MPS11_IRQ_WTSR] = {
+                .reg_offset = 2,
+                .mask = S2MPS11_IRQ_WTSR_MASK,
+        },
+        [S2MPS11_IRQ_INT120C] = {
+                .reg_offset = 3,
+                .mask = S2MPS11_IRQ_INT120C_MASK,
+        },
+        [S2MPS11_IRQ_INT140C] = {
+                .reg_offset = 3,
+                .mask = S2MPS11_IRQ_INT140C_MASK,
+        },
+};
+
+
+static struct regmap_irq s5m8767_irqs[] = {
+        [S5M8767_IRQ_PWRR] = {
+                .reg_offset = 1,
+                .mask = S5M8767_IRQ_PWRR_MASK,
+        },
+        [S5M8767_IRQ_PWRF] = {
+                .reg_offset = 1,
+                .mask = S5M8767_IRQ_PWRF_MASK,
+        },
+        [S5M8767_IRQ_PWR1S] = {
+                .reg_offset = 1,
+                .mask = S5M8767_IRQ_PWR1S_MASK,
+        },
+        [S5M8767_IRQ_JIGR] = {
+                .reg_offset = 1,
+                .mask = S5M8767_IRQ_JIGR_MASK,
+        },
+        [S5M8767_IRQ_JIGF] = {
+                .reg_offset = 1,
+                .mask = S5M8767_IRQ_JIGF_MASK,
+        },
+        [S5M8767_IRQ_LOWBAT2] = {
+                .reg_offset = 1,
+                .mask = S5M8767_IRQ_LOWBAT2_MASK,
+        },
+        [S5M8767_IRQ_LOWBAT1] = {
+                .reg_offset = 1,
+                .mask = S5M8767_IRQ_LOWBAT1_MASK,
+        },
+        [S5M8767_IRQ_MRB] = {
+                .reg_offset = 2,
+                .mask = S5M8767_IRQ_MRB_MASK,
+        },
+        [S5M8767_IRQ_DVSOK2] = {
+                .reg_offset = 2,
+                .mask = S5M8767_IRQ_DVSOK2_MASK,
+        },
+        [S5M8767_IRQ_DVSOK3] = {
+                .reg_offset = 2,
+                .mask = S5M8767_IRQ_DVSOK3_MASK,
+        },
+        [S5M8767_IRQ_DVSOK4] = {
+                .reg_offset = 2,
+                .mask = S5M8767_IRQ_DVSOK4_MASK,
+        },
+        [S5M8767_IRQ_RTC60S] = {
+                .reg_offset = 3,
+                .mask = S5M8767_IRQ_RTC60S_MASK,
+        },
+        [S5M8767_IRQ_RTCA1] = {
+                .reg_offset = 3,
+                .mask = S5M8767_IRQ_RTCA1_MASK,
+        },
+        [S5M8767_IRQ_RTCA2] = {
+                .reg_offset = 3,
+                .mask = S5M8767_IRQ_RTCA2_MASK,
+        },
+        [S5M8767_IRQ_SMPL] = {
+                .reg_offset = 3,
+                .mask = S5M8767_IRQ_SMPL_MASK,
+        },
+        [S5M8767_IRQ_RTC1S] = {
+                .reg_offset = 3,
+                .mask = S5M8767_IRQ_RTC1S_MASK,
+        },
+        [S5M8767_IRQ_WTSR] = {
+                .reg_offset = 3,
+                .mask = S5M8767_IRQ_WTSR_MASK,
+        },
+};
+
+static struct regmap_irq s5m8763_irqs[] = {
+        [S5M8763_IRQ_DCINF] = {
+                .reg_offset = 1,
+                .mask = S5M8763_IRQ_DCINF_MASK,
+        },
+        [S5M8763_IRQ_DCINR] = {
+                .reg_offset = 1,
+                .mask = S5M8763_IRQ_DCINR_MASK,
+        },
+        [S5M8763_IRQ_JIGF] = {
+                .reg_offset = 1,
+                .mask = S5M8763_IRQ_JIGF_MASK,
+        },
+        [S5M8763_IRQ_JIGR] = {
+                .reg_offset = 1,
+                .mask = S5M8763_IRQ_JIGR_MASK,
+        },
+        [S5M8763_IRQ_PWRONF] = {
+                .reg_offset = 1,
+                .mask = S5M8763_IRQ_PWRONF_MASK,
+        },
+        [S5M8763_IRQ_PWRONR] = {
+                .reg_offset = 1,
+                .mask = S5M8763_IRQ_PWRONR_MASK,
+        },
+        [S5M8763_IRQ_WTSREVNT] = {
+                .reg_offset = 2,
+                .mask = S5M8763_IRQ_WTSREVNT_MASK,
+        },
+        [S5M8763_IRQ_SMPLEVNT] = {
+                .reg_offset = 2,
+                .mask = S5M8763_IRQ_SMPLEVNT_MASK,
+        },
+        [S5M8763_IRQ_ALARM1] = {
+                .reg_offset = 2,
+                .mask = S5M8763_IRQ_ALARM1_MASK,
+        },
+        [S5M8763_IRQ_ALARM0] = {
+                .reg_offset = 2,
+                .mask = S5M8763_IRQ_ALARM0_MASK,
+        },
+        [S5M8763_IRQ_ONKEY1S] = {
+                .reg_offset = 3,
+                .mask = S5M8763_IRQ_ONKEY1S_MASK,
+        },
+        [S5M8763_IRQ_TOPOFFR] = {
+                .reg_offset = 3,
+                .mask = S5M8763_IRQ_TOPOFFR_MASK,
+        },
+        [S5M8763_IRQ_DCINOVPR] = {
+                .reg_offset = 3,
+                .mask = S5M8763_IRQ_DCINOVPR_MASK,
+        },
+        [S5M8763_IRQ_CHGRSTF] = {
+                .reg_offset = 3,
+                .mask = S5M8763_IRQ_CHGRSTF_MASK,
+        },
+        [S5M8763_IRQ_DONER] = {
+                .reg_offset = 3,
+                .mask = S5M8763_IRQ_DONER_MASK,
+        },
+        [S5M8763_IRQ_CHGFAULT] = {
+                .reg_offset = 3,
+                .mask = S5M8763_IRQ_CHGFAULT_MASK,
+        },
+        [S5M8763_IRQ_LOBAT1] = {
+                .reg_offset = 4,
+                .mask = S5M8763_IRQ_LOBAT1_MASK,
+        },
+        [S5M8763_IRQ_LOBAT2] = {
+                .reg_offset = 4,
+                .mask = S5M8763_IRQ_LOBAT2_MASK,
+        },
+};
+
+static struct regmap_irq_chip s2mps11_irq_chip = {
+        .name = "s2mps11",
+        .irqs = s2mps11_irqs,
+        .num_irqs = ARRAY_SIZE(s2mps11_irqs),
+        .num_regs = 3,
+        .status_base = S2MPS11_REG_INT1,
+        .mask_base = S2MPS11_REG_INT1M,
+        .ack_base = S2MPS11_REG_INT1,
+};
+
+static struct regmap_irq_chip s5m8767_irq_chip = {
+        .name = "s5m8767",
+        .irqs = s5m8767_irqs,
+        .num_irqs = ARRAY_SIZE(s5m8767_irqs),
+        .num_regs = 3,
+        .status_base = S5M8767_REG_INT1,
+        .mask_base = S5M8767_REG_INT1M,
+        .ack_base = S5M8767_REG_INT1,
+};
+
+static struct regmap_irq_chip s5m8763_irq_chip = {
+        .name = "s5m8763",
+        .irqs = s5m8763_irqs,
+        .num_irqs = ARRAY_SIZE(s5m8763_irqs),
+        .num_regs = 4,
+        .status_base = S5M8763_REG_IRQ1,
+        .mask_base = S5M8763_REG_IRQM1,
+        .ack_base = S5M8763_REG_IRQ1,
+};
+
+int sec_irq_init(struct sec_pmic_dev *sec_pmic)
+{
+        int ret = 0;
+        int type = sec_pmic->device_type;
+
+        if (!sec_pmic->irq) {
+                dev_warn(sec_pmic->dev,
+                         "No interrupt specified, no interrupts\n");
+                sec_pmic->irq_base = 0;
+                return 0;
+        }
+
+        switch (type) {
+        case S5M8763X:
+                ret = regmap_add_irq_chip(sec_pmic->regmap, sec_pmic->irq,
+                                  IRQF_TRIGGER_FALLING | IRQF_ONESHOT,
+                                  sec_pmic->irq_base, &s5m8763_irq_chip,
+                                  &sec_pmic->irq_data);
+                break;
+        case S5M8767X:
+                ret = regmap_add_irq_chip(sec_pmic->regmap, sec_pmic->irq,
+                                  IRQF_TRIGGER_FALLING | IRQF_ONESHOT,
+                                  sec_pmic->irq_base, &s5m8767_irq_chip,
+                                  &sec_pmic->irq_data);
+                break;
+        case S2MPS11X:
+                ret = regmap_add_irq_chip(sec_pmic->regmap, sec_pmic->irq,
+                                  IRQF_TRIGGER_FALLING | IRQF_ONESHOT,
+                                  sec_pmic->irq_base, &s2mps11_irq_chip,
+                                  &sec_pmic->irq_data);
+                break;
+        default:
+                dev_err(sec_pmic->dev, "Unknown device type %d\n",
+                        sec_pmic->device_type);
+                return -EINVAL;
+        }
+
+        if (ret != 0) {
+                dev_err(sec_pmic->dev, "Failed to register IRQ chip: %d\n", ret);
+                return ret;
+        }
+
+        return 0;
+}
+
+void sec_irq_exit(struct sec_pmic_dev *sec_pmic)
+{
+        regmap_del_irq_chip(sec_pmic->irq, sec_pmic->irq_data);
+}
diff --git a/drivers/mfd/tc3589x.c b/drivers/mfd/tc3589x.c
index de979742c6fc..048bf0532a09 100644
--- a/drivers/mfd/tc3589x.c
+++ b/drivers/mfd/tc3589x.c
@@ -357,7 +357,7 @@ static int __devexit tc3589x_remove(struct i2c_client *client)
         return 0;
 }
 
-#ifdef CONFIG_PM
+#ifdef CONFIG_PM_SLEEP
 static int tc3589x_suspend(struct device *dev)
 {
         struct tc3589x *tc3589x = dev_get_drvdata(dev);
@@ -385,11 +385,10 @@ static int tc3589x_resume(struct device *dev)
 
         return ret;
 }
-
-static const SIMPLE_DEV_PM_OPS(tc3589x_dev_pm_ops, tc3589x_suspend,
-                                                tc3589x_resume);
 #endif
 
+static SIMPLE_DEV_PM_OPS(tc3589x_dev_pm_ops, tc3589x_suspend, tc3589x_resume);
+
 static const struct i2c_device_id tc3589x_id[] = {
         { "tc3589x", 24 },
         { }
@@ -399,9 +398,7 @@ MODULE_DEVICE_TABLE(i2c, tc3589x_id);
 static struct i2c_driver tc3589x_driver = {
         .driver.name    = "tc3589x",
         .driver.owner   = THIS_MODULE,
-#ifdef CONFIG_PM
         .driver.pm      = &tc3589x_dev_pm_ops,
-#endif
         .probe          = tc3589x_probe,
         .remove         = __devexit_p(tc3589x_remove),
         .id_table       = tc3589x_id,
diff --git a/drivers/mfd/tps65090.c b/drivers/mfd/tps65090.c
index 396b9d1b6bd6..80e24f4b47bf 100644
--- a/drivers/mfd/tps65090.c
+++ b/drivers/mfd/tps65090.c
@@ -71,10 +71,10 @@ static const struct tps65090_irq_data tps65090_irqs[] = {
 
 static struct mfd_cell tps65090s[] = {
         {
-                .name = "tps65910-pmic",
+                .name = "tps65090-pmic",
         },
         {
-                .name = "tps65910-regulator",
+                .name = "tps65090-regulator",
         },
 };
 
diff --git a/drivers/mfd/tps6586x.c b/drivers/mfd/tps6586x.c
index c84b5506d5fb..353c34812120 100644
--- a/drivers/mfd/tps6586x.c
+++ b/drivers/mfd/tps6586x.c
@@ -21,17 +21,14 @@
 #include <linux/module.h>
 #include <linux/mutex.h>
 #include <linux/slab.h>
-#include <linux/gpio.h>
+#include <linux/err.h>
 #include <linux/i2c.h>
+#include <linux/regmap.h>
 #include <linux/regulator/of_regulator.h>
 
 #include <linux/mfd/core.h>
 #include <linux/mfd/tps6586x.h>
 
-/* GPIO control registers */
-#define TPS6586X_GPIOSET1       0x5d
-#define TPS6586X_GPIOSET2       0x5e
-
 /* interrupt control registers */
 #define TPS6586X_INT_ACK1       0xb5
 #define TPS6586X_INT_ACK2       0xb6
@@ -48,6 +45,9 @@
 /* device id */
 #define TPS6586X_VERSIONCRC     0xcd
 
+/* Maximum register */
+#define TPS6586X_MAX_REGISTER   (TPS6586X_VERSIONCRC + 1)
+
 struct tps6586x_irq_data {
         u8      mask_reg;
         u8      mask_mask;
@@ -89,226 +89,96 @@ static const struct tps6586x_irq_data tps6586x_irqs[] = {
         [TPS6586X_INT_RTC_ALM2] = TPS6586X_IRQ(TPS6586X_INT_MASK4, 1 << 1),
 };
 
+static struct mfd_cell tps6586x_cell[] = {
+        {
+                .name = "tps6586x-gpio",
+        },
+        {
+                .name = "tps6586x-rtc",
+        },
+        {
+                .name = "tps6586x-onkey",
+        },
+};
+
 struct tps6586x {
-        struct mutex            lock;
         struct device           *dev;
         struct i2c_client       *client;
+        struct regmap           *regmap;
 
-        struct gpio_chip        gpio;
         struct irq_chip         irq_chip;
         struct mutex            irq_lock;
         int                     irq_base;
         u32                     irq_en;
-        u8                      mask_cache[5];
         u8                      mask_reg[5];
 };
 
-static inline int __tps6586x_read(struct i2c_client *client,
-                                  int reg, uint8_t *val)
-{
-        int ret;
-
-        ret = i2c_smbus_read_byte_data(client, reg);
-        if (ret < 0) {
-                dev_err(&client->dev, "failed reading at 0x%02x\n", reg);
-                return ret;
-        }
-
-        *val = (uint8_t)ret;
-
-        return 0;
-}
-
-static inline int __tps6586x_reads(struct i2c_client *client, int reg,
-                                   int len, uint8_t *val)
-{
-        int ret;
-
-        ret = i2c_smbus_read_i2c_block_data(client, reg, len, val);
-        if (ret < 0) {
-                dev_err(&client->dev, "failed reading from 0x%02x\n", reg);
-                return ret;
-        }
-
-        return 0;
-}
-
-static inline int __tps6586x_write(struct i2c_client *client,
-                                 int reg, uint8_t val)
+static inline struct tps6586x *dev_to_tps6586x(struct device *dev)
 {
-        int ret;
-
-        ret = i2c_smbus_write_byte_data(client, reg, val);
-        if (ret < 0) {
-                dev_err(&client->dev, "failed writing 0x%02x to 0x%02x\n",
-                                val, reg);
-                return ret;
-        }
-
-        return 0;
-}
-
-static inline int __tps6586x_writes(struct i2c_client *client, int reg,
-                                  int len, uint8_t *val)
-{
-        int ret, i;
-
-        for (i = 0; i < len; i++) {
-                ret = __tps6586x_write(client, reg + i, *(val + i));
-                if (ret < 0)
-                        return ret;
-        }
-
-        return 0;
+        return i2c_get_clientdata(to_i2c_client(dev));
 }
 
 int tps6586x_write(struct device *dev, int reg, uint8_t val)
 {
-        return __tps6586x_write(to_i2c_client(dev), reg, val);
+        struct tps6586x *tps6586x = dev_to_tps6586x(dev);
+
+        return regmap_write(tps6586x->regmap, reg, val);
 }
 EXPORT_SYMBOL_GPL(tps6586x_write);
 
 int tps6586x_writes(struct device *dev, int reg, int len, uint8_t *val)
 {
-        return __tps6586x_writes(to_i2c_client(dev), reg, len, val);
+        struct tps6586x *tps6586x = dev_to_tps6586x(dev);
+
+        return regmap_bulk_write(tps6586x->regmap, reg, val, len);
 }
 EXPORT_SYMBOL_GPL(tps6586x_writes);
 
 int tps6586x_read(struct device *dev, int reg, uint8_t *val)
 {
-        return __tps6586x_read(to_i2c_client(dev), reg, val);
+        struct tps6586x *tps6586x = dev_to_tps6586x(dev);
+        unsigned int rval;
+        int ret;
+
+        ret = regmap_read(tps6586x->regmap, reg, &rval);
+        if (!ret)
+                *val = rval;
+        return ret;
 }
 EXPORT_SYMBOL_GPL(tps6586x_read);
 
 int tps6586x_reads(struct device *dev, int reg, int len, uint8_t *val)
 {
-        return __tps6586x_reads(to_i2c_client(dev), reg, len, val);
+        struct tps6586x *tps6586x = dev_to_tps6586x(dev);
+
+        return regmap_bulk_read(tps6586x->regmap, reg, val, len);
 }
 EXPORT_SYMBOL_GPL(tps6586x_reads);
 
 int tps6586x_set_bits(struct device *dev, int reg, uint8_t bit_mask)
 {
-        struct tps6586x *tps6586x = dev_get_drvdata(dev);
-        uint8_t reg_val;
-        int ret = 0;
-
-        mutex_lock(&tps6586x->lock);
+        struct tps6586x *tps6586x = dev_to_tps6586x(dev);
 
-        ret = __tps6586x_read(to_i2c_client(dev), reg, &reg_val);
-        if (ret)
-                goto out;
-
-        if ((reg_val & bit_mask) != bit_mask) {
-                reg_val |= bit_mask;
-                ret = __tps6586x_write(to_i2c_client(dev), reg, reg_val);
-        }
-out:
-        mutex_unlock(&tps6586x->lock);
-        return ret;
+        return regmap_update_bits(tps6586x->regmap, reg, bit_mask, bit_mask);
 }
 EXPORT_SYMBOL_GPL(tps6586x_set_bits);
 
 int tps6586x_clr_bits(struct device *dev, int reg, uint8_t bit_mask)
 {
-        struct tps6586x *tps6586x = dev_get_drvdata(dev);
-        uint8_t reg_val;
-        int ret = 0;
-
-        mutex_lock(&tps6586x->lock);
+        struct tps6586x *tps6586x = dev_to_tps6586x(dev);
 
-        ret = __tps6586x_read(to_i2c_client(dev), reg, &reg_val);
-        if (ret)
-                goto out;
-
-        if (reg_val & bit_mask) {
-                reg_val &= ~bit_mask;
-                ret = __tps6586x_write(to_i2c_client(dev), reg, reg_val);
-        }
-out:
-        mutex_unlock(&tps6586x->lock);
-        return ret;
+        return regmap_update_bits(tps6586x->regmap, reg, bit_mask, 0);
 }
 EXPORT_SYMBOL_GPL(tps6586x_clr_bits);
 
 int tps6586x_update(struct device *dev, int reg, uint8_t val, uint8_t mask)
 {
-        struct tps6586x *tps6586x = dev_get_drvdata(dev);
-        uint8_t reg_val;
-        int ret = 0;
-
-        mutex_lock(&tps6586x->lock);
+        struct tps6586x *tps6586x = dev_to_tps6586x(dev);
 
-        ret = __tps6586x_read(tps6586x->client, reg, &reg_val);
-        if (ret)
-                goto out;
-
-        if ((reg_val & mask) != val) {
-                reg_val = (reg_val & ~mask) | val;
-                ret = __tps6586x_write(tps6586x->client, reg, reg_val);
-        }
-out:
-        mutex_unlock(&tps6586x->lock);
-        return ret;
+        return regmap_update_bits(tps6586x->regmap, reg, mask, val);
 }
 EXPORT_SYMBOL_GPL(tps6586x_update);
 
-static int tps6586x_gpio_get(struct gpio_chip *gc, unsigned offset)
-{
-        struct tps6586x *tps6586x = container_of(gc, struct tps6586x, gpio);
-        uint8_t val;
-        int ret;
-
-        ret = __tps6586x_read(tps6586x->client, TPS6586X_GPIOSET2, &val);
-        if (ret)
-                return ret;
-
-        return !!(val & (1 << offset));
-}
-
-
-static void tps6586x_gpio_set(struct gpio_chip *chip, unsigned offset,
-                              int value)
-{
-        struct tps6586x *tps6586x = container_of(chip, struct tps6586x, gpio);
-
-        tps6586x_update(tps6586x->dev, TPS6586X_GPIOSET2,
-                        value << offset, 1 << offset);
-}
-
-static int tps6586x_gpio_output(struct gpio_chip *gc, unsigned offset,
-                                int value)
-{
-        struct tps6586x *tps6586x = container_of(gc, struct tps6586x, gpio);
-        uint8_t val, mask;
-
-        tps6586x_gpio_set(gc, offset, value);
-
-        val = 0x1 << (offset * 2);
-        mask = 0x3 << (offset * 2);
-
-        return tps6586x_update(tps6586x->dev, TPS6586X_GPIOSET1, val, mask);
-}
-
-static int tps6586x_gpio_init(struct tps6586x *tps6586x, int gpio_base)
-{
-        if (!gpio_base)
-                return 0;
-
-        tps6586x->gpio.owner            = THIS_MODULE;
-        tps6586x->gpio.label            = tps6586x->client->name;
-        tps6586x->gpio.dev              = tps6586x->dev;
-        tps6586x->gpio.base             = gpio_base;
-        tps6586x->gpio.ngpio            = 4;
-        tps6586x->gpio.can_sleep        = 1;
-
-        /* FIXME: add handling of GPIOs as dedicated inputs */
-        tps6586x->gpio.direction_output = tps6586x_gpio_output;
-        tps6586x->gpio.set              = tps6586x_gpio_set;
-        tps6586x->gpio.get              = tps6586x_gpio_get;
-
-        return gpiochip_add(&tps6586x->gpio);
-}
-
 static int __remove_subdev(struct device *dev, void *unused)
 {
         platform_device_unregister(to_platform_device(dev));
@@ -354,12 +224,11 @@ static void tps6586x_irq_sync_unlock(struct irq_data *data)
         int i;
 
         for (i = 0; i < ARRAY_SIZE(tps6586x->mask_reg); i++) {
-                if (tps6586x->mask_reg[i] != tps6586x->mask_cache[i]) {
-                        if (!WARN_ON(tps6586x_write(tps6586x->dev,
-                                                    TPS6586X_INT_MASK1 + i,
-                                                    tps6586x->mask_reg[i])))
-                                tps6586x->mask_cache[i] = tps6586x->mask_reg[i];
-                }
+                int ret;
+                ret = tps6586x_write(tps6586x->dev,
+                                            TPS6586X_INT_MASK1 + i,
+                                            tps6586x->mask_reg[i]);
+                WARN_ON(ret);
         }
 
         mutex_unlock(&tps6586x->irq_lock);
@@ -406,7 +275,6 @@ static int __devinit tps6586x_irq_init(struct tps6586x *tps6586x, int irq,
 
         mutex_init(&tps6586x->irq_lock);
         for (i = 0; i < 5; i++) {
-                tps6586x->mask_cache[i] = 0xff;
                 tps6586x->mask_reg[i] = 0xff;
                 tps6586x_write(tps6586x->dev, TPS6586X_INT_MASK1 + i, 0xff);
         }
@@ -556,6 +424,23 @@ static struct tps6586x_platform_data *tps6586x_parse_dt(struct i2c_client *clien
 }
 #endif
 
+static bool is_volatile_reg(struct device *dev, unsigned int reg)
+{
+        /* Cache all interrupt mask register */
+        if ((reg >= TPS6586X_INT_MASK1) && (reg <= TPS6586X_INT_MASK5))
+                return false;
+
+        return true;
+}
+
+static const struct regmap_config tps6586x_regmap_config = {
+        .reg_bits = 8,
+        .val_bits = 8,
+        .max_register = TPS6586X_MAX_REGISTER - 1,
+        .volatile_reg = is_volatile_reg,
+        .cache_type = REGCACHE_RBTREE,
+};
+
 static int __devinit tps6586x_i2c_probe(struct i2c_client *client,
                                         const struct i2c_device_id *id)
 {
@@ -579,29 +464,39 @@ static int __devinit tps6586x_i2c_probe(struct i2c_client *client,
 
         dev_info(&client->dev, "VERSIONCRC is %02x\n", ret);
 
-        tps6586x = kzalloc(sizeof(struct tps6586x), GFP_KERNEL);
-        if (tps6586x == NULL)
+        tps6586x = devm_kzalloc(&client->dev, sizeof(*tps6586x), GFP_KERNEL);
+        if (tps6586x == NULL) {
+                dev_err(&client->dev, "memory for tps6586x alloc failed\n");
                 return -ENOMEM;
+        }
 
         tps6586x->client = client;
         tps6586x->dev = &client->dev;
         i2c_set_clientdata(client, tps6586x);
 
-        mutex_init(&tps6586x->lock);
+        tps6586x->regmap = devm_regmap_init_i2c(client,
+                                        &tps6586x_regmap_config);
+        if (IS_ERR(tps6586x->regmap)) {
+                ret = PTR_ERR(tps6586x->regmap);
+                dev_err(&client->dev, "regmap init failed: %d\n", ret);
+                return ret;
+        }
+
 
         if (client->irq) {
                 ret = tps6586x_irq_init(tps6586x, client->irq,
                                         pdata->irq_base);
                 if (ret) {
                         dev_err(&client->dev, "IRQ init failed: %d\n", ret);
-                        goto err_irq_init;
+                        return ret;
                 }
         }
 
-        ret = tps6586x_gpio_init(tps6586x, pdata->gpio_base);
-        if (ret) {
-                dev_err(&client->dev, "GPIO registration failed: %d\n", ret);
-                goto err_gpio_init;
+        ret = mfd_add_devices(tps6586x->dev, -1,
+                        tps6586x_cell, ARRAY_SIZE(tps6586x_cell), NULL, 0);
+        if (ret < 0) {
+                dev_err(&client->dev, "mfd_add_devices failed: %d\n", ret);
+                goto err_mfd_add;
         }
 
         ret = tps6586x_add_subdevs(tps6586x, pdata);
@@ -613,38 +508,21 @@ static int __devinit tps6586x_i2c_probe(struct i2c_client *client,
         return 0;
 
 err_add_devs:
-        if (pdata->gpio_base) {
-                ret = gpiochip_remove(&tps6586x->gpio);
-                if (ret)
-                        dev_err(&client->dev, "Can't remove gpio chip: %d\n",
-                                ret);
-        }
-err_gpio_init:
+        mfd_remove_devices(tps6586x->dev);
+err_mfd_add:
         if (client->irq)
                 free_irq(client->irq, tps6586x);
-err_irq_init:
-        kfree(tps6586x);
         return ret;
 }
 
 static int __devexit tps6586x_i2c_remove(struct i2c_client *client)
 {
         struct tps6586x *tps6586x = i2c_get_clientdata(client);
-        struct tps6586x_platform_data *pdata = client->dev.platform_data;
-        int ret;
 
+        tps6586x_remove_subdevs(tps6586x);
+        mfd_remove_devices(tps6586x->dev);
         if (client->irq)
                 free_irq(client->irq, tps6586x);
-
-        if (pdata->gpio_base) {
-                ret = gpiochip_remove(&tps6586x->gpio);
-                if (ret)
-                        dev_err(&client->dev, "Can't remove gpio chip: %d\n",
-                                ret);
-        }
-
-        tps6586x_remove_subdevs(tps6586x);
-        kfree(tps6586x);
         return 0;
 }
 
diff --git a/drivers/mfd/tps65910.c b/drivers/mfd/tps65910.c
index be9e07b77325..1c563792c777 100644
--- a/drivers/mfd/tps65910.c
+++ b/drivers/mfd/tps65910.c
@@ -68,6 +68,24 @@ static const struct regmap_config tps65910_regmap_config = {
         .cache_type = REGCACHE_RBTREE,
 };
 
+static int __devinit tps65910_ck32k_init(struct tps65910 *tps65910,
+                                        struct tps65910_board *pmic_pdata)
+{
+        int ret;
+
+        if (!pmic_pdata->en_ck32k_xtal)
+                return 0;
+
+        ret = tps65910_reg_clear_bits(tps65910, TPS65910_DEVCTRL,
+                                                DEVCTRL_CK32K_CTRL_MASK);
+        if (ret < 0) {
+                dev_err(tps65910->dev, "clear ck32k_ctrl failed: %d\n", ret);
+                return ret;
+        }
+
+        return 0;
+}
+
 static int __devinit tps65910_sleepinit(struct tps65910 *tps65910,
                 struct tps65910_board *pmic_pdata)
 {
@@ -175,6 +193,9 @@ static struct tps65910_board *tps65910_parse_dt(struct i2c_client *client,
         else if (*chip_id == TPS65911)
                 dev_warn(&client->dev, "VMBCH2-Threshold not specified");
 
+        prop = of_property_read_bool(np, "ti,en-ck32k-xtal");
+        board_info->en_ck32k_xtal = prop;
+
         board_info->irq = client->irq;
         board_info->irq_base = -1;
 
@@ -243,7 +264,7 @@ static __devinit int tps65910_i2c_probe(struct i2c_client *i2c,
         init_data->irq_base = pmic_plat_data->irq_base;
 
         tps65910_irq_init(tps65910, init_data->irq, init_data);
-
+        tps65910_ck32k_init(tps65910, pmic_plat_data);
         tps65910_sleepinit(tps65910, pmic_plat_data);
 
         return ret;
diff --git a/drivers/mfd/twl-core.c b/drivers/mfd/twl-core.c
index 6fc90befa79e..b012efd29e01 100644
--- a/drivers/mfd/twl-core.c
+++ b/drivers/mfd/twl-core.c
@@ -568,7 +568,6 @@ add_numbered_child(unsigned chip, const char *name, int num,
                 goto err;
         }
 
-        device_init_wakeup(&pdev->dev, can_wakeup);
         pdev->dev.parent = &twl->client->dev;
 
         if (pdata) {
@@ -593,6 +592,8 @@ add_numbered_child(unsigned chip, const char *name, int num,
         }
 
         status = platform_device_add(pdev);
+        if (status == 0)
+                device_init_wakeup(&pdev->dev, can_wakeup);
 
 err:
         if (status < 0) {
diff --git a/drivers/mfd/twl6040-core.c b/drivers/mfd/twl6040-core.c
index 4ded9e7aa246..b0fad0ffca56 100644
--- a/drivers/mfd/twl6040-core.c
+++ b/drivers/mfd/twl6040-core.c
@@ -64,19 +64,15 @@ int twl6040_reg_read(struct twl6040 *twl6040, unsigned int reg)
         int ret;
         unsigned int val;
 
-        mutex_lock(&twl6040->io_mutex);
         /* Vibra control registers from cache */
         if (unlikely(reg == TWL6040_REG_VIBCTLL ||
                      reg == TWL6040_REG_VIBCTLR)) {
                 val = twl6040->vibra_ctrl_cache[VIBRACTRL_MEMBER(reg)];
         } else {
                 ret = regmap_read(twl6040->regmap, reg, &val);
-                if (ret < 0) {
-                        mutex_unlock(&twl6040->io_mutex);
+                if (ret < 0)
                         return ret;
-                }
         }
-        mutex_unlock(&twl6040->io_mutex);
 
         return val;
 }
@@ -86,12 +82,10 @@ int twl6040_reg_write(struct twl6040 *twl6040, unsigned int reg, u8 val)
 {
         int ret;
 
-        mutex_lock(&twl6040->io_mutex);
         ret = regmap_write(twl6040->regmap, reg, val);
         /* Cache the vibra control registers */
         if (reg == TWL6040_REG_VIBCTLL || reg == TWL6040_REG_VIBCTLR)
                 twl6040->vibra_ctrl_cache[VIBRACTRL_MEMBER(reg)] = val;
-        mutex_unlock(&twl6040->io_mutex);
 
         return ret;
 }
@@ -99,23 +93,13 @@ EXPORT_SYMBOL(twl6040_reg_write);
 
 int twl6040_set_bits(struct twl6040 *twl6040, unsigned int reg, u8 mask)
 {
-        int ret;
-
-        mutex_lock(&twl6040->io_mutex);
-        ret = regmap_update_bits(twl6040->regmap, reg, mask, mask);
-        mutex_unlock(&twl6040->io_mutex);
-        return ret;
+        return regmap_update_bits(twl6040->regmap, reg, mask, mask);
 }
 EXPORT_SYMBOL(twl6040_set_bits);
 
 int twl6040_clear_bits(struct twl6040 *twl6040, unsigned int reg, u8 mask)
 {
-        int ret;
-
-        mutex_lock(&twl6040->io_mutex);
-        ret = regmap_update_bits(twl6040->regmap, reg, mask, 0);
-        mutex_unlock(&twl6040->io_mutex);
-        return ret;
+        return regmap_update_bits(twl6040->regmap, reg, mask, 0);
 }
 EXPORT_SYMBOL(twl6040_clear_bits);
 
@@ -573,7 +557,6 @@ static int __devinit twl6040_probe(struct i2c_client *client,
         twl6040->irq = client->irq;
 
         mutex_init(&twl6040->mutex);
-        mutex_init(&twl6040->io_mutex);
         init_completion(&twl6040->ready);
 
         twl6040->rev = twl6040_reg_read(twl6040, TWL6040_REG_ASICREV);
@@ -696,6 +679,7 @@ static int __devexit twl6040_remove(struct i2c_client *client)
 
 static const struct i2c_device_id twl6040_i2c_id[] = {
         { "twl6040", 0, },
+        { "twl6041", 0, },
         { },
 };
 MODULE_DEVICE_TABLE(i2c, twl6040_i2c_id);
diff --git a/drivers/mfd/wm5102-tables.c b/drivers/mfd/wm5102-tables.c
new file mode 100644
index 000000000000..01b9255ed631
--- /dev/null
+++ b/drivers/mfd/wm5102-tables.c
@@ -0,0 +1,2399 @@
+/*
+ * wm5102-tables.c  --  WM5102 data tables
+ *
+ * Copyright 2012 Wolfson Microelectronics plc
+ *
+ * Author: Mark Brown <broonie@opensource.wolfsonmicro.com>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+#include <linux/module.h>
+
+#include <linux/mfd/arizona/core.h>
+#include <linux/mfd/arizona/registers.h>
+
+#include "arizona.h"
+
+#define WM5102_NUM_AOD_ISR 2
+#define WM5102_NUM_ISR 5
+
+static const struct reg_default wm5102_reva_patch[] = {
+        { 0x80, 0x0003 },
+        { 0x221, 0x0090 },
+        { 0x211, 0x0014 },
+        { 0x212, 0x0000 },
+        { 0x214, 0x000C },
+        { 0x171, 0x0002 },
+        { 0x171, 0x0000 },
+        { 0x461, 0x8000 },
+        { 0x463, 0x50F0 },
+        { 0x465, 0x4820 },
+        { 0x467, 0x4040 },
+        { 0x469, 0x3940 },
+        { 0x46B, 0x3310 },
+        { 0x46D, 0x2D80 },
+        { 0x46F, 0x2890 },
+        { 0x471, 0x1990 },
+        { 0x473, 0x1450 },
+        { 0x475, 0x1020 },
+        { 0x477, 0x0CD0 },
+        { 0x479, 0x0A30 },
+        { 0x47B, 0x0810 },
+        { 0x47D, 0x0510 },
+        { 0x500, 0x000D },
+        { 0x507, 0x1820 },
+        { 0x508, 0x1820 },
+        { 0x540, 0x000D },
+        { 0x547, 0x1820 },
+        { 0x548, 0x1820 },
+        { 0x580, 0x000D },
+        { 0x587, 0x1820 },
+        { 0x588, 0x1820 },
+        { 0x101, 0x8140 },
+        { 0x3000, 0x2225 },
+        { 0x3001, 0x3a03 },
+        { 0x3002, 0x0225 },
+        { 0x3003, 0x0801 },
+        { 0x3004, 0x6249 },
+        { 0x3005, 0x0c04 },
+        { 0x3006, 0x0225 },
+        { 0x3007, 0x5901 },
+        { 0x3008, 0xe249 },
+        { 0x3009, 0x030d },
+        { 0x300a, 0x0249 },
+        { 0x300b, 0x2c01 },
+        { 0x300c, 0xe249 },
+        { 0x300d, 0x4342 },
+        { 0x300e, 0xe249 },
+        { 0x300f, 0x73c0 },
+        { 0x3010, 0x4249 },
+        { 0x3011, 0x0c00 },
+        { 0x3012, 0x0225 },
+        { 0x3013, 0x1f01 },
+        { 0x3014, 0x0225 },
+        { 0x3015, 0x1e01 },
+        { 0x3016, 0x0225 },
+        { 0x3017, 0xfa00 },
+        { 0x3018, 0x0000 },
+        { 0x3019, 0xf000 },
+        { 0x301a, 0x0000 },
+        { 0x301b, 0xf000 },
+        { 0x301c, 0x0000 },
+        { 0x301d, 0xf000 },
+        { 0x301e, 0x0000 },
+        { 0x301f, 0xf000 },
+        { 0x3020, 0x0000 },
+        { 0x3021, 0xf000 },
+        { 0x3022, 0x0000 },
+        { 0x3023, 0xf000 },
+        { 0x3024, 0x0000 },
+        { 0x3025, 0xf000 },
+        { 0x3026, 0x0000 },
+        { 0x3027, 0xf000 },
+        { 0x3028, 0x0000 },
+        { 0x3029, 0xf000 },
+        { 0x302a, 0x0000 },
+        { 0x302b, 0xf000 },
+        { 0x302c, 0x0000 },
+        { 0x302d, 0xf000 },
+        { 0x302e, 0x0000 },
+        { 0x302f, 0xf000 },
+        { 0x3030, 0x0225 },
+        { 0x3031, 0x1a01 },
+        { 0x3032, 0x0225 },
+        { 0x3033, 0x1e00 },
+        { 0x3034, 0x0225 },
+        { 0x3035, 0x1f00 },
+        { 0x3036, 0x6225 },
+        { 0x3037, 0xf800 },
+        { 0x3038, 0x0000 },
+        { 0x3039, 0xf000 },
+        { 0x303a, 0x0000 },
+        { 0x303b, 0xf000 },
+        { 0x303c, 0x0000 },
+        { 0x303d, 0xf000 },
+        { 0x303e, 0x0000 },
+        { 0x303f, 0xf000 },
+        { 0x3040, 0x2226 },
+        { 0x3041, 0x3a03 },
+        { 0x3042, 0x0226 },
+        { 0x3043, 0x0801 },
+        { 0x3044, 0x6249 },
+        { 0x3045, 0x0c06 },
+        { 0x3046, 0x0226 },
+        { 0x3047, 0x5901 },
+        { 0x3048, 0xe249 },
+        { 0x3049, 0x030d },
+        { 0x304a, 0x0249 },
+        { 0x304b, 0x2c01 },
+        { 0x304c, 0xe249 },
+        { 0x304d, 0x4342 },
+        { 0x304e, 0xe249 },
+        { 0x304f, 0x73c0 },
+        { 0x3050, 0x4249 },
+        { 0x3051, 0x0c00 },
+        { 0x3052, 0x0226 },
+        { 0x3053, 0x1f01 },
+        { 0x3054, 0x0226 },
+        { 0x3055, 0x1e01 },
+        { 0x3056, 0x0226 },
+        { 0x3057, 0xfa00 },
+        { 0x3058, 0x0000 },
+        { 0x3059, 0xf000 },
+        { 0x305a, 0x0000 },
+        { 0x305b, 0xf000 },
+        { 0x305c, 0x0000 },
+        { 0x305d, 0xf000 },
+        { 0x305e, 0x0000 },
+        { 0x305f, 0xf000 },
+        { 0x3060, 0x0000 },
+        { 0x3061, 0xf000 },
+        { 0x3062, 0x0000 },
+        { 0x3063, 0xf000 },
+        { 0x3064, 0x0000 },
+        { 0x3065, 0xf000 },
+        { 0x3066, 0x0000 },
+        { 0x3067, 0xf000 },
+        { 0x3068, 0x0000 },
+        { 0x3069, 0xf000 },
+        { 0x306a, 0x0000 },
+        { 0x306b, 0xf000 },
+        { 0x306c, 0x0000 },
+        { 0x306d, 0xf000 },
+        { 0x306e, 0x0000 },
+        { 0x306f, 0xf000 },
+        { 0x3070, 0x0226 },
+        { 0x3071, 0x1a01 },
+        { 0x3072, 0x0226 },
+        { 0x3073, 0x1e00 },
+        { 0x3074, 0x0226 },
+        { 0x3075, 0x1f00 },
+        { 0x3076, 0x6226 },
+        { 0x3077, 0xf800 },
+        { 0x3078, 0x0000 },
+        { 0x3079, 0xf000 },
+        { 0x307a, 0x0000 },
+        { 0x307b, 0xf000 },
+        { 0x307c, 0x0000 },
+        { 0x307d, 0xf000 },
+        { 0x307e, 0x0000 },
+        { 0x307f, 0xf000 },
+        { 0x3080, 0x2227 },
+        { 0x3081, 0x3a03 },
+        { 0x3082, 0x0227 },
+        { 0x3083, 0x0801 },
+        { 0x3084, 0x6255 },
+        { 0x3085, 0x0c04 },
+        { 0x3086, 0x0227 },
+        { 0x3087, 0x5901 },
+        { 0x3088, 0xe255 },
+        { 0x3089, 0x030d },
+        { 0x308a, 0x0255 },
+        { 0x308b, 0x2c01 },
+        { 0x308c, 0xe255 },
+        { 0x308d, 0x4342 },
+        { 0x308e, 0xe255 },
+        { 0x308f, 0x73c0 },
+        { 0x3090, 0x4255 },
+        { 0x3091, 0x0c00 },
+        { 0x3092, 0x0227 },
+        { 0x3093, 0x1f01 },
+        { 0x3094, 0x0227 },
+        { 0x3095, 0x1e01 },
+        { 0x3096, 0x0227 },
+        { 0x3097, 0xfa00 },
+        { 0x3098, 0x0000 },
+        { 0x3099, 0xf000 },
+        { 0x309a, 0x0000 },
+        { 0x309b, 0xf000 },
+        { 0x309c, 0x0000 },
+        { 0x309d, 0xf000 },
+        { 0x309e, 0x0000 },
+        { 0x309f, 0xf000 },
+        { 0x30a0, 0x0000 },
+        { 0x30a1, 0xf000 },
+        { 0x30a2, 0x0000 },
+        { 0x30a3, 0xf000 },
+        { 0x30a4, 0x0000 },
+        { 0x30a5, 0xf000 },
+        { 0x30a6, 0x0000 },
+        { 0x30a7, 0xf000 },
+        { 0x30a8, 0x0000 },
+        { 0x30a9, 0xf000 },
+        { 0x30aa, 0x0000 },
+        { 0x30ab, 0xf000 },
+        { 0x30ac, 0x0000 },
+        { 0x30ad, 0xf000 },
+        { 0x30ae, 0x0000 },
+        { 0x30af, 0xf000 },
+        { 0x30b0, 0x0227 },
+        { 0x30b1, 0x1a01 },
+        { 0x30b2, 0x0227 },
+        { 0x30b3, 0x1e00 },
+        { 0x30b4, 0x0227 },
+        { 0x30b5, 0x1f00 },
+        { 0x30b6, 0x6227 },
+        { 0x30b7, 0xf800 },
+        { 0x30b8, 0x0000 },
+        { 0x30b9, 0xf000 },
+        { 0x30ba, 0x0000 },
+        { 0x30bb, 0xf000 },
+        { 0x30bc, 0x0000 },
+        { 0x30bd, 0xf000 },
+        { 0x30be, 0x0000 },
+        { 0x30bf, 0xf000 },
+        { 0x30c0, 0x2228 },
+        { 0x30c1, 0x3a03 },
+        { 0x30c2, 0x0228 },
+        { 0x30c3, 0x0801 },
+        { 0x30c4, 0x6255 },
+        { 0x30c5, 0x0c06 },
+        { 0x30c6, 0x0228 },
+        { 0x30c7, 0x5901 },
+        { 0x30c8, 0xe255 },
+        { 0x30c9, 0x030d },
+        { 0x30ca, 0x0255 },
+        { 0x30cb, 0x2c01 },
+        { 0x30cc, 0xe255 },
+        { 0x30cd, 0x4342 },
+        { 0x30ce, 0xe255 },
+        { 0x30cf, 0x73c0 },
+        { 0x30d0, 0x4255 },
+        { 0x30d1, 0x0c00 },
+        { 0x30d2, 0x0228 },
+        { 0x30d3, 0x1f01 },
+        { 0x30d4, 0x0228 },
+        { 0x30d5, 0x1e01 },
+        { 0x30d6, 0x0228 },
+        { 0x30d7, 0xfa00 },
+        { 0x30d8, 0x0000 },
+        { 0x30d9, 0xf000 },
+        { 0x30da, 0x0000 },
+        { 0x30db, 0xf000 },
+        { 0x30dc, 0x0000 },
+        { 0x30dd, 0xf000 },
+        { 0x30de, 0x0000 },
+        { 0x30df, 0xf000 },
+        { 0x30e0, 0x0000 },
+        { 0x30e1, 0xf000 },
+        { 0x30e2, 0x0000 },
+        { 0x30e3, 0xf000 },
+        { 0x30e4, 0x0000 },
+        { 0x30e5, 0xf000 },
+        { 0x30e6, 0x0000 },
+        { 0x30e7, 0xf000 },
+        { 0x30e8, 0x0000 },
+        { 0x30e9, 0xf000 },
+        { 0x30ea, 0x0000 },
+        { 0x30eb, 0xf000 },
+        { 0x30ec, 0x0000 },
+        { 0x30ed, 0xf000 },
+        { 0x30ee, 0x0000 },
+        { 0x30ef, 0xf000 },
+        { 0x30f0, 0x0228 },
+        { 0x30f1, 0x1a01 },
+        { 0x30f2, 0x0228 },
+        { 0x30f3, 0x1e00 },
+        { 0x30f4, 0x0228 },
+        { 0x30f5, 0x1f00 },
+        { 0x30f6, 0x6228 },
+        { 0x30f7, 0xf800 },
+        { 0x30f8, 0x0000 },
+        { 0x30f9, 0xf000 },
+        { 0x30fa, 0x0000 },
+        { 0x30fb, 0xf000 },
+        { 0x30fc, 0x0000 },
+        { 0x30fd, 0xf000 },
+        { 0x30fe, 0x0000 },
+        { 0x30ff, 0xf000 },
+        { 0x3100, 0x222b },
+        { 0x3101, 0x3a03 },
+        { 0x3102, 0x222b },
+        { 0x3103, 0x5803 },
+        { 0x3104, 0xe26f },
+        { 0x3105, 0x030d },
+        { 0x3106, 0x626f },
+        { 0x3107, 0x2c01 },
+        { 0x3108, 0xe26f },
+        { 0x3109, 0x4342 },
+        { 0x310a, 0xe26f },
+        { 0x310b, 0x73c0 },
+        { 0x310c, 0x026f },
+        { 0x310d, 0x0c00 },
+        { 0x310e, 0x022b },
+        { 0x310f, 0x1f01 },
+        { 0x3110, 0x022b },
+        { 0x3111, 0x1e01 },
+        { 0x3112, 0x022b },
+        { 0x3113, 0xfa00 },
+        { 0x3114, 0x0000 },
+        { 0x3115, 0xf000 },
+        { 0x3116, 0x0000 },
+        { 0x3117, 0xf000 },
+        { 0x3118, 0x0000 },
+        { 0x3119, 0xf000 },
+        { 0x311a, 0x0000 },
+        { 0x311b, 0xf000 },
+        { 0x311c, 0x0000 },
+        { 0x311d, 0xf000 },
+        { 0x311e, 0x0000 },
+        { 0x311f, 0xf000 },
+        { 0x3120, 0x022b },
+        { 0x3121, 0x0a01 },
+        { 0x3122, 0x022b },
+        { 0x3123, 0x1e00 },
+        { 0x3124, 0x022b },
+        { 0x3125, 0x1f00 },
+        { 0x3126, 0x622b },
+        { 0x3127, 0xf800 },
+        { 0x3128, 0x0000 },
+        { 0x3129, 0xf000 },
+        { 0x312a, 0x0000 },
+        { 0x312b, 0xf000 },
+        { 0x312c, 0x0000 },
+        { 0x312d, 0xf000 },
+        { 0x312e, 0x0000 },
+        { 0x312f, 0xf000 },
+        { 0x3130, 0x0000 },
+        { 0x3131, 0xf000 },
+        { 0x3132, 0x0000 },
+        { 0x3133, 0xf000 },
+        { 0x3134, 0x0000 },
+        { 0x3135, 0xf000 },
+        { 0x3136, 0x0000 },
+        { 0x3137, 0xf000 },
+        { 0x3138, 0x0000 },
+        { 0x3139, 0xf000 },
+        { 0x313a, 0x0000 },
+        { 0x313b, 0xf000 },
+        { 0x313c, 0x0000 },
+        { 0x313d, 0xf000 },
+        { 0x313e, 0x0000 },
+        { 0x313f, 0xf000 },
+        { 0x3140, 0x0000 },
+        { 0x3141, 0xf000 },
+        { 0x3142, 0x0000 },
+        { 0x3143, 0xf000 },
+        { 0x3144, 0x0000 },
+        { 0x3145, 0xf000 },
+        { 0x3146, 0x0000 },
+        { 0x3147, 0xf000 },
+        { 0x3148, 0x0000 },
+        { 0x3149, 0xf000 },
+        { 0x314a, 0x0000 },
+        { 0x314b, 0xf000 },
+        { 0x314c, 0x0000 },
+        { 0x314d, 0xf000 },
+        { 0x314e, 0x0000 },
+        { 0x314f, 0xf000 },
+        { 0x3150, 0x0000 },
+        { 0x3151, 0xf000 },
+        { 0x3152, 0x0000 },
+        { 0x3153, 0xf000 },
+        { 0x3154, 0x0000 },
+        { 0x3155, 0xf000 },
+        { 0x3156, 0x0000 },
+        { 0x3157, 0xf000 },
+        { 0x3158, 0x0000 },
+        { 0x3159, 0xf000 },
+        { 0x315a, 0x0000 },
+        { 0x315b, 0xf000 },
+        { 0x315c, 0x0000 },
+        { 0x315d, 0xf000 },
+        { 0x315e, 0x0000 },
+        { 0x315f, 0xf000 },
+        { 0x3160, 0x0000 },
+        { 0x3161, 0xf000 },
+        { 0x3162, 0x0000 },
+        { 0x3163, 0xf000 },
+        { 0x3164, 0x0000 },
+        { 0x3165, 0xf000 },
+        { 0x3166, 0x0000 },
+        { 0x3167, 0xf000 },
+        { 0x3168, 0x0000 },
+        { 0x3169, 0xf000 },
+        { 0x316a, 0x0000 },
+        { 0x316b, 0xf000 },
+        { 0x316c, 0x0000 },
+        { 0x316d, 0xf000 },
+        { 0x316e, 0x0000 },
+        { 0x316f, 0xf000 },
+        { 0x3170, 0x0000 },
+        { 0x3171, 0xf000 },
+        { 0x3172, 0x0000 },
+        { 0x3173, 0xf000 },
+        { 0x3174, 0x0000 },
+        { 0x3175, 0xf000 },
+        { 0x3176, 0x0000 },
+        { 0x3177, 0xf000 },
+        { 0x3178, 0x0000 },
+        { 0x3179, 0xf000 },
+        { 0x317a, 0x0000 },
+        { 0x317b, 0xf000 },
+        { 0x317c, 0x0000 },
+        { 0x317d, 0xf000 },
+        { 0x317e, 0x0000 },
+        { 0x317f, 0xf000 },
+        { 0x3180, 0x2001 },
+        { 0x3181, 0xf101 },
+        { 0x3182, 0x0000 },
+        { 0x3183, 0xf000 },
+        { 0x3184, 0x0000 },
+        { 0x3185, 0xf000 },
+        { 0x3186, 0x0000 },
+        { 0x3187, 0xf000 },
+        { 0x3188, 0x0000 },
+        { 0x3189, 0xf000 },
+        { 0x318a, 0x0000 },
+        { 0x318b, 0xf000 },
+        { 0x318c, 0x0000 },
+        { 0x318d, 0xf000 },
+        { 0x318e, 0x0000 },
+        { 0x318f, 0xf000 },
+        { 0x3190, 0x0000 },
+        { 0x3191, 0xf000 },
+        { 0x3192, 0x0000 },
+        { 0x3193, 0xf000 },
+        { 0x3194, 0x0000 },
+        { 0x3195, 0xf000 },
+        { 0x3196, 0x0000 },
+        { 0x3197, 0xf000 },
+        { 0x3198, 0x0000 },
+        { 0x3199, 0xf000 },
+        { 0x319a, 0x0000 },
+        { 0x319b, 0xf000 },
+        { 0x319c, 0x0000 },
+        { 0x319d, 0xf000 },
+        { 0x319e, 0x0000 },
+        { 0x319f, 0xf000 },
+        { 0x31a0, 0x0000 },
+        { 0x31a1, 0xf000 },
+        { 0x31a2, 0x0000 },
+        { 0x31a3, 0xf000 },
+        { 0x31a4, 0x0000 },
+        { 0x31a5, 0xf000 },
+        { 0x31a6, 0x0000 },
+        { 0x31a7, 0xf000 },
+        { 0x31a8, 0x0000 },
+        { 0x31a9, 0xf000 },
+        { 0x31aa, 0x0000 },
+        { 0x31ab, 0xf000 },
+        { 0x31ac, 0x0000 },
+        { 0x31ad, 0xf000 },
+        { 0x31ae, 0x0000 },
+        { 0x31af, 0xf000 },
+        { 0x31b0, 0x0000 },
+        { 0x31b1, 0xf000 },
+        { 0x31b2, 0x0000 },
+        { 0x31b3, 0xf000 },
+        { 0x31b4, 0x0000 },
+        { 0x31b5, 0xf000 },
+        { 0x31b6, 0x0000 },
+        { 0x31b7, 0xf000 },
+        { 0x31b8, 0x0000 },
+        { 0x31b9, 0xf000 },
+        { 0x31ba, 0x0000 },
+        { 0x31bb, 0xf000 },
+        { 0x31bc, 0x0000 },
+        { 0x31bd, 0xf000 },
+        { 0x31be, 0x0000 },
+        { 0x31bf, 0xf000 },
+        { 0x31c0, 0x0000 },
+        { 0x31c1, 0xf000 },
+        { 0x31c2, 0x0000 },
+        { 0x31c3, 0xf000 },
+        { 0x31c4, 0x0000 },
+        { 0x31c5, 0xf000 },
+        { 0x31c6, 0x0000 },
+        { 0x31c7, 0xf000 },
+        { 0x31c8, 0x0000 },
+        { 0x31c9, 0xf000 },
+        { 0x31ca, 0x0000 },
+        { 0x31cb, 0xf000 },
+        { 0x31cc, 0x0000 },
+        { 0x31cd, 0xf000 },
+        { 0x31ce, 0x0000 },
+        { 0x31cf, 0xf000 },
+        { 0x31d0, 0x0000 },
+        { 0x31d1, 0xf000 },
+        { 0x31d2, 0x0000 },
+        { 0x31d3, 0xf000 },
+        { 0x31d4, 0x0000 },
+        { 0x31d5, 0xf000 },
+        { 0x31d6, 0x0000 },
+        { 0x31d7, 0xf000 },
+        { 0x31d8, 0x0000 },
+        { 0x31d9, 0xf000 },
+        { 0x31da, 0x0000 },
+        { 0x31db, 0xf000 },
+        { 0x31dc, 0x0000 },
+        { 0x31dd, 0xf000 },
+        { 0x31de, 0x0000 },
+        { 0x31df, 0xf000 },
+        { 0x31e0, 0x0000 },
+        { 0x31e1, 0xf000 },
+        { 0x31e2, 0x0000 },
+        { 0x31e3, 0xf000 },
+        { 0x31e4, 0x0000 },
+        { 0x31e5, 0xf000 },
+        { 0x31e6, 0x0000 },
+        { 0x31e7, 0xf000 },
+        { 0x31e8, 0x0000 },
+        { 0x31e9, 0xf000 },
+        { 0x31ea, 0x0000 },
+        { 0x31eb, 0xf000 },
+        { 0x31ec, 0x0000 },
+        { 0x31ed, 0xf000 },
+        { 0x31ee, 0x0000 },
+        { 0x31ef, 0xf000 },
+        { 0x31f0, 0x0000 },
+        { 0x31f1, 0xf000 },
+        { 0x31f2, 0x0000 },
+        { 0x31f3, 0xf000 },
+        { 0x31f4, 0x0000 },
+        { 0x31f5, 0xf000 },
+        { 0x31f6, 0x0000 },
+        { 0x31f7, 0xf000 },
+        { 0x31f8, 0x0000 },
+        { 0x31f9, 0xf000 },
+        { 0x31fa, 0x0000 },
+        { 0x31fb, 0xf000 },
+        { 0x31fc, 0x0000 },
+        { 0x31fd, 0xf000 },
+        { 0x31fe, 0x0000 },
+        { 0x31ff, 0xf000 },
+        { 0x024d, 0xff50 },
+        { 0x0252, 0xff50 },
+        { 0x0259, 0x0112 },
+        { 0x025e, 0x0112 },
+        { 0x101, 0x0304 },
+        { 0x80, 0x0000 },
+};
+
+/* We use a function so we can use ARRAY_SIZE() */
+int wm5102_patch(struct arizona *arizona)
+{
+        switch (arizona->rev) {
+        case 0:
+                return regmap_register_patch(arizona->regmap,
+                                             wm5102_reva_patch,
+                                             ARRAY_SIZE(wm5102_reva_patch));
+        default:
+                return 0;
+        }
+}
+
+static const struct regmap_irq wm5102_aod_irqs[ARIZONA_NUM_IRQ] = {
+        [ARIZONA_IRQ_GP5_FALL] = { .mask = ARIZONA_GP5_FALL_EINT1 },
+        [ARIZONA_IRQ_GP5_RISE] = { .mask = ARIZONA_GP5_RISE_EINT1 },
+        [ARIZONA_IRQ_JD_FALL] = { .mask = ARIZONA_JD1_FALL_EINT1 },
+        [ARIZONA_IRQ_JD_RISE] = { .mask = ARIZONA_JD1_RISE_EINT1 },
+};
+
+const struct regmap_irq_chip wm5102_aod = {
+        .name = "wm5102 AOD",
+        .status_base = ARIZONA_AOD_IRQ1,
+        .mask_base = ARIZONA_AOD_IRQ_MASK_IRQ1,
+        .ack_base = ARIZONA_AOD_IRQ1,
+        .wake_base = ARIZONA_WAKE_CONTROL,
+        .num_regs = 1,
+        .irqs = wm5102_aod_irqs,
+        .num_irqs = ARRAY_SIZE(wm5102_aod_irqs),
+};
+
+static const struct regmap_irq wm5102_irqs[ARIZONA_NUM_IRQ] = {
+        [ARIZONA_IRQ_GP4] = { .reg_offset = 0, .mask = ARIZONA_GP4_EINT1 },
+        [ARIZONA_IRQ_GP3] = { .reg_offset = 0, .mask = ARIZONA_GP3_EINT1 },
+        [ARIZONA_IRQ_GP2] = { .reg_offset = 0, .mask = ARIZONA_GP2_EINT1 },
+        [ARIZONA_IRQ_GP1] = { .reg_offset = 0, .mask = ARIZONA_GP1_EINT1 },
+
+        [ARIZONA_IRQ_DSP1_RAM_RDY] = {
+                .reg_offset = 1, .mask = ARIZONA_DSP1_RAM_RDY_EINT1
+        },
+        [ARIZONA_IRQ_DSP_IRQ2] = {
+                .reg_offset = 1, .mask = ARIZONA_DSP_IRQ2_EINT1
+        },
+        [ARIZONA_IRQ_DSP_IRQ1] = {
+                .reg_offset = 1, .mask = ARIZONA_DSP_IRQ1_EINT1
+        },
+
+        [ARIZONA_IRQ_SPK_SHUTDOWN_WARN] = {
+                .reg_offset = 2, .mask = ARIZONA_SPK_SHUTDOWN_WARN_EINT1
+        },
+        [ARIZONA_IRQ_SPK_SHUTDOWN] = {
+                .reg_offset = 2, .mask = ARIZONA_SPK_SHUTDOWN_EINT1
+        },
+        [ARIZONA_IRQ_HPDET] = {
+                .reg_offset = 2, .mask = ARIZONA_HPDET_EINT1
+        },
+        [ARIZONA_IRQ_MICDET] = {
+                .reg_offset = 2, .mask = ARIZONA_MICDET_EINT1
+        },
+        [ARIZONA_IRQ_WSEQ_DONE] = {
+                .reg_offset = 2, .mask = ARIZONA_WSEQ_DONE_EINT1
+        },
+        [ARIZONA_IRQ_DRC2_SIG_DET] = {
+                .reg_offset = 2, .mask = ARIZONA_DRC2_SIG_DET_EINT1
+        },
+        [ARIZONA_IRQ_DRC1_SIG_DET] = {
+                .reg_offset = 2, .mask = ARIZONA_DRC1_SIG_DET_EINT1
+        },
+        [ARIZONA_IRQ_ASRC2_LOCK] = {
+                .reg_offset = 2, .mask = ARIZONA_ASRC2_LOCK_EINT1
+        },
+        [ARIZONA_IRQ_ASRC1_LOCK] = {
+                .reg_offset = 2, .mask = ARIZONA_ASRC1_LOCK_EINT1
+        },
+        [ARIZONA_IRQ_UNDERCLOCKED] = {
+                .reg_offset = 2, .mask = ARIZONA_UNDERCLOCKED_EINT1
+        },
+        [ARIZONA_IRQ_OVERCLOCKED] = {
+                .reg_offset = 2, .mask = ARIZONA_OVERCLOCKED_EINT1
+        },
+        [ARIZONA_IRQ_FLL2_LOCK] = {
+                .reg_offset = 2, .mask = ARIZONA_FLL2_LOCK_EINT1
+        },
+        [ARIZONA_IRQ_FLL1_LOCK] = {
+                .reg_offset = 2, .mask = ARIZONA_FLL1_LOCK_EINT1
+        },
+        [ARIZONA_IRQ_CLKGEN_ERR] = {
+                .reg_offset = 2, .mask = ARIZONA_CLKGEN_ERR_EINT1
+        },
+        [ARIZONA_IRQ_CLKGEN_ERR_ASYNC] = {
+                .reg_offset = 2, .mask = ARIZONA_CLKGEN_ERR_ASYNC_EINT1
+        },
+
+        [ARIZONA_IRQ_ASRC_CFG_ERR] = {
+                .reg_offset = 3, .mask = ARIZONA_ASRC_CFG_ERR_EINT1
+        },
+        [ARIZONA_IRQ_AIF3_ERR] = {
+                .reg_offset = 3, .mask = ARIZONA_AIF3_ERR_EINT1
+        },
+        [ARIZONA_IRQ_AIF2_ERR] = {
+                .reg_offset = 3, .mask = ARIZONA_AIF2_ERR_EINT1
+        },
+        [ARIZONA_IRQ_AIF1_ERR] = {
+                .reg_offset = 3, .mask = ARIZONA_AIF1_ERR_EINT1
+        },
+        [ARIZONA_IRQ_CTRLIF_ERR] = {
+                .reg_offset = 3, .mask = ARIZONA_CTRLIF_ERR_EINT1
+        },
+        [ARIZONA_IRQ_MIXER_DROPPED_SAMPLES] = {
+                .reg_offset = 3, .mask = ARIZONA_MIXER_DROPPED_SAMPLE_EINT1
+        },
+        [ARIZONA_IRQ_ASYNC_CLK_ENA_LOW] = {
+                .reg_offset = 3, .mask = ARIZONA_ASYNC_CLK_ENA_LOW_EINT1
+        },
+        [ARIZONA_IRQ_SYSCLK_ENA_LOW] = {
+                .reg_offset = 3, .mask = ARIZONA_SYSCLK_ENA_LOW_EINT1
+        },
+        [ARIZONA_IRQ_ISRC1_CFG_ERR] = {
+                .reg_offset = 3, .mask = ARIZONA_ISRC1_CFG_ERR_EINT1
+        },
+        [ARIZONA_IRQ_ISRC2_CFG_ERR] = {
+                .reg_offset = 3, .mask = ARIZONA_ISRC2_CFG_ERR_EINT1
+        },
+
+        [ARIZONA_IRQ_BOOT_DONE] = {
+                .reg_offset = 4, .mask = ARIZONA_BOOT_DONE_EINT1
+        },
+        [ARIZONA_IRQ_DCS_DAC_DONE] = {
+                .reg_offset = 4, .mask = ARIZONA_DCS_DAC_DONE_EINT1
+        },
+        [ARIZONA_IRQ_DCS_HP_DONE] = {
+                .reg_offset = 4, .mask = ARIZONA_DCS_HP_DONE_EINT1
+        },
+        [ARIZONA_IRQ_FLL2_CLOCK_OK] = {
+                .reg_offset = 4, .mask = ARIZONA_FLL2_CLOCK_OK_EINT1
+        },
+        [ARIZONA_IRQ_FLL1_CLOCK_OK] = {
+                .reg_offset = 4, .mask = ARIZONA_FLL1_CLOCK_OK_EINT1
+        },
+};
+
+const struct regmap_irq_chip wm5102_irq = {
+        .name = "wm5102 IRQ",
+        .status_base = ARIZONA_INTERRUPT_STATUS_1,
+        .mask_base = ARIZONA_INTERRUPT_STATUS_1_MASK,
+        .ack_base = ARIZONA_INTERRUPT_STATUS_1,
+        .num_regs = 5,
+        .irqs = wm5102_irqs,
+        .num_irqs = ARRAY_SIZE(wm5102_irqs),
+};
+
+static const struct reg_default wm5102_reg_default[] = {
+        { 0x00000008, 0x0019 },   /* R8     - Ctrl IF SPI CFG 1 */ 
+        { 0x00000009, 0x0001 },   /* R9     - Ctrl IF I2C1 CFG 1 */ 
+        { 0x0000000D, 0x0000 },   /* R13    - Ctrl IF Status 1 */ 
+        { 0x00000016, 0x0000 },   /* R22    - Write Sequencer Ctrl 0 */ 
+        { 0x00000017, 0x0000 },   /* R23    - Write Sequencer Ctrl 1 */ 
+        { 0x00000018, 0x0000 },   /* R24    - Write Sequencer Ctrl 2 */ 
+        { 0x0000001A, 0x0000 },   /* R26    - Write Sequencer PROM */ 
+        { 0x00000020, 0x0000 },   /* R32    - Tone Generator 1 */ 
+        { 0x00000021, 0x1000 },   /* R33    - Tone Generator 2 */ 
+        { 0x00000022, 0x0000 },   /* R34    - Tone Generator 3 */ 
+        { 0x00000023, 0x1000 },   /* R35    - Tone Generator 4 */ 
+        { 0x00000024, 0x0000 },   /* R36    - Tone Generator 5 */ 
+        { 0x00000030, 0x0000 },   /* R48    - PWM Drive 1 */ 
+        { 0x00000031, 0x0100 },   /* R49    - PWM Drive 2 */ 
+        { 0x00000032, 0x0100 },   /* R50    - PWM Drive 3 */ 
+        { 0x00000040, 0x0000 },   /* R64    - Wake control */ 
+        { 0x00000041, 0x0000 },   /* R65    - Sequence control */ 
+        { 0x00000061, 0x01FF },   /* R97    - Sample Rate Sequence Select 1 */ 
+        { 0x00000062, 0x01FF },   /* R98    - Sample Rate Sequence Select 2 */ 
+        { 0x00000063, 0x01FF },   /* R99    - Sample Rate Sequence Select 3 */ 
+        { 0x00000064, 0x01FF },   /* R100   - Sample Rate Sequence Select 4 */ 
+        { 0x00000068, 0x01FF },   /* R104   - Always On Triggers Sequence Select 1 */ 
+        { 0x00000069, 0x01FF },   /* R105   - Always On Triggers Sequence Select 2 */ 
+        { 0x0000006A, 0x01FF },   /* R106   - Always On Triggers Sequence Select 3 */ 
+        { 0x0000006B, 0x01FF },   /* R107   - Always On Triggers Sequence Select 4 */ 
+        { 0x0000006C, 0x01FF },   /* R108   - Always On Triggers Sequence Select 5 */ 
+        { 0x0000006D, 0x01FF },   /* R109   - Always On Triggers Sequence Select 6 */ 
+        { 0x00000070, 0x0000 },   /* R112   - Comfort Noise Generator */ 
+        { 0x00000090, 0x0000 },   /* R144   - Haptics Control 1 */ 
+        { 0x00000091, 0x7FFF },   /* R145   - Haptics Control 2 */ 
+        { 0x00000092, 0x0000 },   /* R146   - Haptics phase 1 intensity */ 
+        { 0x00000093, 0x0000 },   /* R147   - Haptics phase 1 duration */ 
+        { 0x00000094, 0x0000 },   /* R148   - Haptics phase 2 intensity */ 
+        { 0x00000095, 0x0000 },   /* R149   - Haptics phase 2 duration */ 
+        { 0x00000096, 0x0000 },   /* R150   - Haptics phase 3 intensity */ 
+        { 0x00000097, 0x0000 },   /* R151   - Haptics phase 3 duration */ 
+        { 0x00000100, 0x0001 },   /* R256   - Clock 32k 1 */ 
+        { 0x00000101, 0x0304 },   /* R257   - System Clock 1 */ 
+        { 0x00000102, 0x0011 },   /* R258   - Sample rate 1 */ 
+        { 0x00000103, 0x0011 },   /* R259   - Sample rate 2 */ 
+        { 0x00000104, 0x0011 },   /* R260   - Sample rate 3 */ 
+        { 0x00000112, 0x0305 },   /* R274   - Async clock 1 */ 
+        { 0x00000113, 0x0011 },   /* R275   - Async sample rate 1 */ 
+        { 0x00000149, 0x0000 },   /* R329   - Output system clock */ 
+        { 0x0000014A, 0x0000 },   /* R330   - Output async clock */ 
+        { 0x00000152, 0x0000 },   /* R338   - Rate Estimator 1 */ 
+        { 0x00000153, 0x0000 },   /* R339   - Rate Estimator 2 */ 
+        { 0x00000154, 0x0000 },   /* R340   - Rate Estimator 3 */ 
+        { 0x00000155, 0x0000 },   /* R341   - Rate Estimator 4 */ 
+        { 0x00000156, 0x0000 },   /* R342   - Rate Estimator 5 */ 
+        { 0x00000171, 0x0000 },   /* R369   - FLL1 Control 1 */ 
+        { 0x00000172, 0x0008 },   /* R370   - FLL1 Control 2 */ 
+        { 0x00000173, 0x0018 },   /* R371   - FLL1 Control 3 */ 
+        { 0x00000174, 0x007D },   /* R372   - FLL1 Control 4 */ 
+        { 0x00000175, 0x0004 },   /* R373   - FLL1 Control 5 */ 
+        { 0x00000176, 0x0000 },   /* R374   - FLL1 Control 6 */ 
+        { 0x00000177, 0x0181 },   /* R375   - FLL1 Loop Filter Test 1 */ 
+        { 0x00000181, 0x0000 },   /* R385   - FLL1 Synchroniser 1 */ 
+        { 0x00000182, 0x0000 },   /* R386   - FLL1 Synchroniser 2 */ 
+        { 0x00000183, 0x0000 },   /* R387   - FLL1 Synchroniser 3 */ 
+        { 0x00000184, 0x0000 },   /* R388   - FLL1 Synchroniser 4 */ 
+        { 0x00000185, 0x0000 },   /* R389   - FLL1 Synchroniser 5 */ 
+        { 0x00000186, 0x0000 },   /* R390   - FLL1 Synchroniser 6 */ 
+        { 0x00000189, 0x0000 },   /* R393   - FLL1 Spread Spectrum */ 
+        { 0x0000018A, 0x0004 },   /* R394   - FLL1 GPIO Clock */ 
+        { 0x00000191, 0x0000 },   /* R401   - FLL2 Control 1 */ 
+        { 0x00000192, 0x0008 },   /* R402   - FLL2 Control 2 */ 
+        { 0x00000193, 0x0018 },   /* R403   - FLL2 Control 3 */ 
+        { 0x00000194, 0x007D },   /* R404   - FLL2 Control 4 */ 
+        { 0x00000195, 0x0004 },   /* R405   - FLL2 Control 5 */ 
+        { 0x00000196, 0x0000 },   /* R406   - FLL2 Control 6 */ 
+        { 0x00000197, 0x0000 },   /* R407   - FLL2 Loop Filter Test 1 */ 
+        { 0x000001A1, 0x0000 },   /* R417   - FLL2 Synchroniser 1 */ 
+        { 0x000001A2, 0x0000 },   /* R418   - FLL2 Synchroniser 2 */ 
+        { 0x000001A3, 0x0000 },   /* R419   - FLL2 Synchroniser 3 */ 
+        { 0x000001A4, 0x0000 },   /* R420   - FLL2 Synchroniser 4 */ 
+        { 0x000001A5, 0x0000 },   /* R421   - FLL2 Synchroniser 5 */ 
+        { 0x000001A6, 0x0000 },   /* R422   - FLL2 Synchroniser 6 */ 
+        { 0x000001A9, 0x0000 },   /* R425   - FLL2 Spread Spectrum */ 
+        { 0x000001AA, 0x0004 },   /* R426   - FLL2 GPIO Clock */ 
+        { 0x00000200, 0x0006 },   /* R512   - Mic Charge Pump 1 */ 
+        { 0x00000210, 0x00D4 },   /* R528   - LDO1 Control 1 */ 
+        { 0x00000213, 0x0344 },   /* R531   - LDO2 Control 1 */ 
+        { 0x00000218, 0x01A6 },   /* R536   - Mic Bias Ctrl 1 */ 
+        { 0x00000219, 0x01A6 },   /* R537   - Mic Bias Ctrl 2 */ 
+        { 0x0000021A, 0x01A6 },   /* R538   - Mic Bias Ctrl 3 */ 
+        { 0x00000293, 0x0000 },   /* R659   - Accessory Detect Mode 1 */ 
+        { 0x0000029B, 0x0020 },   /* R667   - Headphone Detect 1 */ 
+        { 0x000002A3, 0x1102 },   /* R675   - Mic Detect 1 */ 
+        { 0x000002A4, 0x009F },   /* R676   - Mic Detect 2 */ 
+        { 0x000002A5, 0x0000 },   /* R677   - Mic Detect 3 */ 
+        { 0x000002C3, 0x0000 },   /* R707   - Mic noise mix control 1 */ 
+        { 0x000002CB, 0x0000 },   /* R715   - Isolation control */ 
+        { 0x000002D3, 0x0000 },   /* R723   - Jack detect analogue */ 
+        { 0x00000300, 0x0000 },   /* R768   - Input Enables */ 
+        { 0x00000308, 0x0000 },   /* R776   - Input Rate */ 
+        { 0x00000309, 0x0022 },   /* R777   - Input Volume Ramp */ 
+        { 0x00000310, 0x2080 },   /* R784   - IN1L Control */ 
+        { 0x00000311, 0x0180 },   /* R785   - ADC Digital Volume 1L */ 
+        { 0x00000312, 0x0000 },   /* R786   - DMIC1L Control */ 
+        { 0x00000314, 0x0080 },   /* R788   - IN1R Control */ 
+        { 0x00000315, 0x0180 },   /* R789   - ADC Digital Volume 1R */ 
+        { 0x00000316, 0x0000 },   /* R790   - DMIC1R Control */ 
+        { 0x00000318, 0x2080 },   /* R792   - IN2L Control */ 
+        { 0x00000319, 0x0180 },   /* R793   - ADC Digital Volume 2L */ 
+        { 0x0000031A, 0x0000 },   /* R794   - DMIC2L Control */ 
+        { 0x0000031C, 0x0080 },   /* R796   - IN2R Control */ 
+        { 0x0000031D, 0x0180 },   /* R797   - ADC Digital Volume 2R */ 
+        { 0x0000031E, 0x0000 },   /* R798   - DMIC2R Control */ 
+        { 0x00000320, 0x2080 },   /* R800   - IN3L Control */ 
+        { 0x00000321, 0x0180 },   /* R801   - ADC Digital Volume 3L */ 
+        { 0x00000322, 0x0000 },   /* R802   - DMIC3L Control */ 
+        { 0x00000324, 0x0080 },   /* R804   - IN3R Control */ 
+        { 0x00000325, 0x0180 },   /* R805   - ADC Digital Volume 3R */ 
+        { 0x00000326, 0x0000 },   /* R806   - DMIC3R Control */ 
+        { 0x00000400, 0x0000 },   /* R1024  - Output Enables 1 */ 
+        { 0x00000408, 0x0000 },   /* R1032  - Output Rate 1 */ 
+        { 0x00000409, 0x0022 },   /* R1033  - Output Volume Ramp */ 
+        { 0x00000410, 0x0080 },   /* R1040  - Output Path Config 1L */ 
+        { 0x00000411, 0x0180 },   /* R1041  - DAC Digital Volume 1L */ 
+        { 0x00000412, 0x0080 },   /* R1042  - DAC Volume Limit 1L */ 
+        { 0x00000413, 0x0001 },   /* R1043  - Noise Gate Select 1L */ 
+        { 0x00000414, 0x0080 },   /* R1044  - Output Path Config 1R */ 
+        { 0x00000415, 0x0180 },   /* R1045  - DAC Digital Volume 1R */ 
+        { 0x00000416, 0x0080 },   /* R1046  - DAC Volume Limit 1R */ 
+        { 0x00000417, 0x0002 },   /* R1047  - Noise Gate Select 1R */ 
+        { 0x00000418, 0x0080 },   /* R1048  - Output Path Config 2L */ 
+        { 0x00000419, 0x0180 },   /* R1049  - DAC Digital Volume 2L */ 
+        { 0x0000041A, 0x0080 },   /* R1050  - DAC Volume Limit 2L */ 
+        { 0x0000041B, 0x0004 },   /* R1051  - Noise Gate Select 2L */ 
+        { 0x0000041C, 0x0080 },   /* R1052  - Output Path Config 2R */ 
+        { 0x0000041D, 0x0180 },   /* R1053  - DAC Digital Volume 2R */ 
+        { 0x0000041E, 0x0080 },   /* R1054  - DAC Volume Limit 2R */ 
+        { 0x0000041F, 0x0008 },   /* R1055  - Noise Gate Select 2R */ 
+        { 0x00000420, 0x0080 },   /* R1056  - Output Path Config 3L */ 
+        { 0x00000421, 0x0180 },   /* R1057  - DAC Digital Volume 3L */ 
+        { 0x00000422, 0x0080 },   /* R1058  - DAC Volume Limit 3L */ 
+        { 0x00000423, 0x0010 },   /* R1059  - Noise Gate Select 3L */ 
+        { 0x00000424, 0x0080 },   /* R1060  - Output Path Config 3R */ 
+        { 0x00000425, 0x0180 },   /* R1061  - DAC Digital Volume 3R */ 
+        { 0x00000426, 0x0080 },   /* R1062  - DAC Volume Limit 3R */ 
+        { 0x00000428, 0x0000 },   /* R1064  - Output Path Config 4L */ 
+        { 0x00000429, 0x0180 },   /* R1065  - DAC Digital Volume 4L */ 
+        { 0x0000042A, 0x0080 },   /* R1066  - Out Volume 4L */ 
+        { 0x0000042B, 0x0040 },   /* R1067  - Noise Gate Select 4L */ 
+        { 0x0000042C, 0x0000 },   /* R1068  - Output Path Config 4R */ 
+        { 0x0000042D, 0x0180 },   /* R1069  - DAC Digital Volume 4R */ 
+        { 0x0000042E, 0x0080 },   /* R1070  - Out Volume 4R */ 
+        { 0x0000042F, 0x0080 },   /* R1071  - Noise Gate Select 4R */ 
+        { 0x00000430, 0x0000 },   /* R1072  - Output Path Config 5L */ 
+        { 0x00000431, 0x0180 },   /* R1073  - DAC Digital Volume 5L */ 
+        { 0x00000432, 0x0080 },   /* R1074  - DAC Volume Limit 5L */ 
+        { 0x00000433, 0x0100 },   /* R1075  - Noise Gate Select 5L */ 
+        { 0x00000434, 0x0000 },   /* R1076  - Output Path Config 5R */ 
+        { 0x00000435, 0x0180 },   /* R1077  - DAC Digital Volume 5R */ 
+        { 0x00000436, 0x0080 },   /* R1078  - DAC Volume Limit 5R */ 
+        { 0x00000437, 0x0200 },   /* R1079  - Noise Gate Select 5R */ 
+        { 0x00000450, 0x0000 },   /* R1104  - DAC AEC Control 1 */ 
+        { 0x00000458, 0x0001 },   /* R1112  - Noise Gate Control */ 
+        { 0x00000490, 0x0069 },   /* R1168  - PDM SPK1 CTRL 1 */ 
+        { 0x00000491, 0x0000 },   /* R1169  - PDM SPK1 CTRL 2 */ 
+        { 0x000004DC, 0x0000 },   /* R1244  - DAC comp 1 */ 
+        { 0x000004DD, 0x0000 },   /* R1245  - DAC comp 2 */ 
+        { 0x000004DE, 0x0000 },   /* R1246  - DAC comp 3 */ 
+        { 0x000004DF, 0x0000 },   /* R1247  - DAC comp 4 */ 
+        { 0x00000500, 0x000C },   /* R1280  - AIF1 BCLK Ctrl */ 
+        { 0x00000501, 0x0008 },   /* R1281  - AIF1 Tx Pin Ctrl */ 
+        { 0x00000502, 0x0000 },   /* R1282  - AIF1 Rx Pin Ctrl */ 
+        { 0x00000503, 0x0000 },   /* R1283  - AIF1 Rate Ctrl */ 
+        { 0x00000504, 0x0000 },   /* R1284  - AIF1 Format */ 
+        { 0x00000505, 0x0040 },   /* R1285  - AIF1 Tx BCLK Rate */ 
+        { 0x00000506, 0x0040 },   /* R1286  - AIF1 Rx BCLK Rate */ 
+        { 0x00000507, 0x1818 },   /* R1287  - AIF1 Frame Ctrl 1 */ 
+        { 0x00000508, 0x1818 },   /* R1288  - AIF1 Frame Ctrl 2 */ 
+        { 0x00000509, 0x0000 },   /* R1289  - AIF1 Frame Ctrl 3 */ 
+        { 0x0000050A, 0x0001 },   /* R1290  - AIF1 Frame Ctrl 4 */ 
+        { 0x0000050B, 0x0002 },   /* R1291  - AIF1 Frame Ctrl 5 */ 
+        { 0x0000050C, 0x0003 },   /* R1292  - AIF1 Frame Ctrl 6 */ 
+        { 0x0000050D, 0x0004 },   /* R1293  - AIF1 Frame Ctrl 7 */ 
+        { 0x0000050E, 0x0005 },   /* R1294  - AIF1 Frame Ctrl 8 */ 
+        { 0x0000050F, 0x0006 },   /* R1295  - AIF1 Frame Ctrl 9 */ 
+        { 0x00000510, 0x0007 },   /* R1296  - AIF1 Frame Ctrl 10 */ 
+        { 0x00000511, 0x0000 },   /* R1297  - AIF1 Frame Ctrl 11 */ 
+        { 0x00000512, 0x0001 },   /* R1298  - AIF1 Frame Ctrl 12 */ 
+        { 0x00000513, 0x0002 },   /* R1299  - AIF1 Frame Ctrl 13 */ 
+        { 0x00000514, 0x0003 },   /* R1300  - AIF1 Frame Ctrl 14 */ 
+        { 0x00000515, 0x0004 },   /* R1301  - AIF1 Frame Ctrl 15 */ 
+        { 0x00000516, 0x0005 },   /* R1302  - AIF1 Frame Ctrl 16 */ 
+        { 0x00000517, 0x0006 },   /* R1303  - AIF1 Frame Ctrl 17 */ 
+        { 0x00000518, 0x0007 },   /* R1304  - AIF1 Frame Ctrl 18 */ 
+        { 0x00000519, 0x0000 },   /* R1305  - AIF1 Tx Enables */ 
+        { 0x0000051A, 0x0000 },   /* R1306  - AIF1 Rx Enables */ 
+        { 0x0000051B, 0x0000 },   /* R1307  - AIF1 Force Write */ 
+        { 0x00000540, 0x000C },   /* R1344  - AIF2 BCLK Ctrl */ 
+        { 0x00000541, 0x0008 },   /* R1345  - AIF2 Tx Pin Ctrl */ 
+        { 0x00000542, 0x0000 },   /* R1346  - AIF2 Rx Pin Ctrl */ 
+        { 0x00000543, 0x0000 },   /* R1347  - AIF2 Rate Ctrl */ 
+        { 0x00000544, 0x0000 },   /* R1348  - AIF2 Format */ 
+        { 0x00000545, 0x0040 },   /* R1349  - AIF2 Tx BCLK Rate */ 
+        { 0x00000546, 0x0040 },   /* R1350  - AIF2 Rx BCLK Rate */ 
+        { 0x00000547, 0x1818 },   /* R1351  - AIF2 Frame Ctrl 1 */ 
+        { 0x00000548, 0x1818 },   /* R1352  - AIF2 Frame Ctrl 2 */ 
+        { 0x00000549, 0x0000 },   /* R1353  - AIF2 Frame Ctrl 3 */ 
+        { 0x0000054A, 0x0001 },   /* R1354  - AIF2 Frame Ctrl 4 */ 
+        { 0x00000551, 0x0000 },   /* R1361  - AIF2 Frame Ctrl 11 */ 
+        { 0x00000552, 0x0001 },   /* R1362  - AIF2 Frame Ctrl 12 */ 
+        { 0x00000559, 0x0000 },   /* R1369  - AIF2 Tx Enables */ 
+        { 0x0000055A, 0x0000 },   /* R1370  - AIF2 Rx Enables */ 
+        { 0x0000055B, 0x0000 },   /* R1371  - AIF2 Force Write */ 
+        { 0x00000580, 0x000C },   /* R1408  - AIF3 BCLK Ctrl */ 
+        { 0x00000581, 0x0008 },   /* R1409  - AIF3 Tx Pin Ctrl */ 
+        { 0x00000582, 0x0000 },   /* R1410  - AIF3 Rx Pin Ctrl */ 
+        { 0x00000583, 0x0000 },   /* R1411  - AIF3 Rate Ctrl */ 
+        { 0x00000584, 0x0000 },   /* R1412  - AIF3 Format */ 
+        { 0x00000585, 0x0040 },   /* R1413  - AIF3 Tx BCLK Rate */ 
+        { 0x00000586, 0x0040 },   /* R1414  - AIF3 Rx BCLK Rate */ 
+        { 0x00000587, 0x1818 },   /* R1415  - AIF3 Frame Ctrl 1 */ 
+        { 0x00000588, 0x1818 },   /* R1416  - AIF3 Frame Ctrl 2 */ 
+        { 0x00000589, 0x0000 },   /* R1417  - AIF3 Frame Ctrl 3 */ 
+        { 0x0000058A, 0x0001 },   /* R1418  - AIF3 Frame Ctrl 4 */ 
+        { 0x00000591, 0x0000 },   /* R1425  - AIF3 Frame Ctrl 11 */ 
+        { 0x00000592, 0x0001 },   /* R1426  - AIF3 Frame Ctrl 12 */ 
+        { 0x00000599, 0x0000 },   /* R1433  - AIF3 Tx Enables */ 
+        { 0x0000059A, 0x0000 },   /* R1434  - AIF3 Rx Enables */ 
+        { 0x0000059B, 0x0000 },   /* R1435  - AIF3 Force Write */ 
+        { 0x000005E3, 0x0004 },   /* R1507  - SLIMbus Framer Ref Gear */ 
+        { 0x000005E5, 0x0000 },   /* R1509  - SLIMbus Rates 1 */ 
+        { 0x000005E6, 0x0000 },   /* R1510  - SLIMbus Rates 2 */ 
+        { 0x000005E7, 0x0000 },   /* R1511  - SLIMbus Rates 3 */ 
+        { 0x000005E8, 0x0000 },   /* R1512  - SLIMbus Rates 4 */ 
+        { 0x000005E9, 0x0000 },   /* R1513  - SLIMbus Rates 5 */ 
+        { 0x000005EA, 0x0000 },   /* R1514  - SLIMbus Rates 6 */ 
+        { 0x000005EB, 0x0000 },   /* R1515  - SLIMbus Rates 7 */ 
+        { 0x000005EC, 0x0000 },   /* R1516  - SLIMbus Rates 8 */ 
+        { 0x000005F5, 0x0000 },   /* R1525  - SLIMbus RX Channel Enable */ 
+        { 0x000005F6, 0x0000 },   /* R1526  - SLIMbus TX Channel Enable */ 
+        { 0x00000640, 0x0000 },   /* R1600  - PWM1MIX Input 1 Source */ 
+        { 0x00000641, 0x0080 },   /* R1601  - PWM1MIX Input 1 Volume */ 
+        { 0x00000642, 0x0000 },   /* R1602  - PWM1MIX Input 2 Source */ 
+        { 0x00000643, 0x0080 },   /* R1603  - PWM1MIX Input 2 Volume */ 
+        { 0x00000644, 0x0000 },   /* R1604  - PWM1MIX Input 3 Source */ 
+        { 0x00000645, 0x0080 },   /* R1605  - PWM1MIX Input 3 Volume */ 
+        { 0x00000646, 0x0000 },   /* R1606  - PWM1MIX Input 4 Source */ 
+        { 0x00000647, 0x0080 },   /* R1607  - PWM1MIX Input 4 Volume */ 
+        { 0x00000648, 0x0000 },   /* R1608  - PWM2MIX Input 1 Source */ 
+        { 0x00000649, 0x0080 },   /* R1609  - PWM2MIX Input 1 Volume */ 
+        { 0x0000064A, 0x0000 },   /* R1610  - PWM2MIX Input 2 Source */ 
+        { 0x0000064B, 0x0080 },   /* R1611  - PWM2MIX Input 2 Volume */ 
+        { 0x0000064C, 0x0000 },   /* R1612  - PWM2MIX Input 3 Source */ 
+        { 0x0000064D, 0x0080 },   /* R1613  - PWM2MIX Input 3 Volume */ 
+        { 0x0000064E, 0x0000 },   /* R1614  - PWM2MIX Input 4 Source */ 
+        { 0x0000064F, 0x0080 },   /* R1615  - PWM2MIX Input 4 Volume */ 
+        { 0x00000660, 0x0000 },   /* R1632  - MICMIX Input 1 Source */ 
+        { 0x00000661, 0x0080 },   /* R1633  - MICMIX Input 1 Volume */ 
+        { 0x00000662, 0x0000 },   /* R1634  - MICMIX Input 2 Source */ 
+        { 0x00000663, 0x0080 },   /* R1635  - MICMIX Input 2 Volume */ 
+        { 0x00000664, 0x0000 },   /* R1636  - MICMIX Input 3 Source */ 
+        { 0x00000665, 0x0080 },   /* R1637  - MICMIX Input 3 Volume */ 
+        { 0x00000666, 0x0000 },   /* R1638  - MICMIX Input 4 Source */ 
+        { 0x00000667, 0x0080 },   /* R1639  - MICMIX Input 4 Volume */ 
+        { 0x00000668, 0x0000 },   /* R1640  - NOISEMIX Input 1 Source */ 
+        { 0x00000669, 0x0080 },   /* R1641  - NOISEMIX Input 1 Volume */ 
+        { 0x0000066A, 0x0000 },   /* R1642  - NOISEMIX Input 2 Source */ 
+        { 0x0000066B, 0x0080 },   /* R1643  - NOISEMIX Input 2 Volume */ 
+        { 0x0000066C, 0x0000 },   /* R1644  - NOISEMIX Input 3 Source */ 
+        { 0x0000066D, 0x0080 },   /* R1645  - NOISEMIX Input 3 Volume */ 
+        { 0x0000066E, 0x0000 },   /* R1646  - NOISEMIX Input 4 Source */ 
+        { 0x0000066F, 0x0080 },   /* R1647  - NOISEMIX Input 4 Volume */ 
+        { 0x00000680, 0x0000 },   /* R1664  - OUT1LMIX Input 1 Source */ 
+        { 0x00000681, 0x0080 },   /* R1665  - OUT1LMIX Input 1 Volume */ 
+        { 0x00000682, 0x0000 },   /* R1666  - OUT1LMIX Input 2 Source */ 
+        { 0x00000683, 0x0080 },   /* R1667  - OUT1LMIX Input 2 Volume */ 
+        { 0x00000684, 0x0000 },   /* R1668  - OUT1LMIX Input 3 Source */ 
+        { 0x00000685, 0x0080 },   /* R1669  - OUT1LMIX Input 3 Volume */ 
+        { 0x00000686, 0x0000 },   /* R1670  - OUT1LMIX Input 4 Source */ 
+        { 0x00000687, 0x0080 },   /* R1671  - OUT1LMIX Input 4 Volume */ 
+        { 0x00000688, 0x0000 },   /* R1672  - OUT1RMIX Input 1 Source */ 
+        { 0x00000689, 0x0080 },   /* R1673  - OUT1RMIX Input 1 Volume */ 
+        { 0x0000068A, 0x0000 },   /* R1674  - OUT1RMIX Input 2 Source */ 
+        { 0x0000068B, 0x0080 },   /* R1675  - OUT1RMIX Input 2 Volume */ 
+        { 0x0000068C, 0x0000 },   /* R1676  - OUT1RMIX Input 3 Source */ 
+        { 0x0000068D, 0x0080 },   /* R1677  - OUT1RMIX Input 3 Volume */ 
+        { 0x0000068E, 0x0000 },   /* R1678  - OUT1RMIX Input 4 Source */ 
+        { 0x0000068F, 0x0080 },   /* R1679  - OUT1RMIX Input 4 Volume */ 
+        { 0x00000690, 0x0000 },   /* R1680  - OUT2LMIX Input 1 Source */ 
+        { 0x00000691, 0x0080 },   /* R1681  - OUT2LMIX Input 1 Volume */ 
+        { 0x00000692, 0x0000 },   /* R1682  - OUT2LMIX Input 2 Source */ 
+        { 0x00000693, 0x0080 },   /* R1683  - OUT2LMIX Input 2 Volume */ 
+        { 0x00000694, 0x0000 },   /* R1684  - OUT2LMIX Input 3 Source */ 
+        { 0x00000695, 0x0080 },   /* R1685  - OUT2LMIX Input 3 Volume */ 
+        { 0x00000696, 0x0000 },   /* R1686  - OUT2LMIX Input 4 Source */ 
+        { 0x00000697, 0x0080 },   /* R1687  - OUT2LMIX Input 4 Volume */ 
+        { 0x00000698, 0x0000 },   /* R1688  - OUT2RMIX Input 1 Source */ 
+        { 0x00000699, 0x0080 },   /* R1689  - OUT2RMIX Input 1 Volume */ 
+        { 0x0000069A, 0x0000 },   /* R1690  - OUT2RMIX Input 2 Source */ 
+        { 0x0000069B, 0x0080 },   /* R1691  - OUT2RMIX Input 2 Volume */ 
+        { 0x0000069C, 0x0000 },   /* R1692  - OUT2RMIX Input 3 Source */ 
+        { 0x0000069D, 0x0080 },   /* R1693  - OUT2RMIX Input 3 Volume */ 
+        { 0x0000069E, 0x0000 },   /* R1694  - OUT2RMIX Input 4 Source */ 
+        { 0x0000069F, 0x0080 },   /* R1695  - OUT2RMIX Input 4 Volume */ 
+        { 0x000006A0, 0x0000 },   /* R1696  - OUT3LMIX Input 1 Source */ 
+        { 0x000006A1, 0x0080 },   /* R1697  - OUT3LMIX Input 1 Volume */ 
+        { 0x000006A2, 0x0000 },   /* R1698  - OUT3LMIX Input 2 Source */ 
+        { 0x000006A3, 0x0080 },   /* R1699  - OUT3LMIX Input 2 Volume */ 
+        { 0x000006A4, 0x0000 },   /* R1700  - OUT3LMIX Input 3 Source */ 
+        { 0x000006A5, 0x0080 },   /* R1701  - OUT3LMIX Input 3 Volume */ 
+        { 0x000006A6, 0x0000 },   /* R1702  - OUT3LMIX Input 4 Source */ 
+        { 0x000006A7, 0x0080 },   /* R1703  - OUT3LMIX Input 4 Volume */ 
+        { 0x000006B0, 0x0000 },   /* R1712  - OUT4LMIX Input 1 Source */ 
+        { 0x000006B1, 0x0080 },   /* R1713  - OUT4LMIX Input 1 Volume */ 
+        { 0x000006B2, 0x0000 },   /* R1714  - OUT4LMIX Input 2 Source */ 
+        { 0x000006B3, 0x0080 },   /* R1715  - OUT4LMIX Input 2 Volume */ 
+        { 0x000006B4, 0x0000 },   /* R1716  - OUT4LMIX Input 3 Source */ 
+        { 0x000006B5, 0x0080 },   /* R1717  - OUT4LMIX Input 3 Volume */ 
+        { 0x000006B6, 0x0000 },   /* R1718  - OUT4LMIX Input 4 Source */ 
+        { 0x000006B7, 0x0080 },   /* R1719  - OUT4LMIX Input 4 Volume */ 
+        { 0x000006B8, 0x0000 },   /* R1720  - OUT4RMIX Input 1 Source */ 
+        { 0x000006B9, 0x0080 },   /* R1721  - OUT4RMIX Input 1 Volume */ 
+        { 0x000006BA, 0x0000 },   /* R1722  - OUT4RMIX Input 2 Source */ 
+        { 0x000006BB, 0x0080 },   /* R1723  - OUT4RMIX Input 2 Volume */ 
+        { 0x000006BC, 0x0000 },   /* R1724  - OUT4RMIX Input 3 Source */ 
+        { 0x000006BD, 0x0080 },   /* R1725  - OUT4RMIX Input 3 Volume */ 
+        { 0x000006BE, 0x0000 },   /* R1726  - OUT4RMIX Input 4 Source */ 
+        { 0x000006BF, 0x0080 },   /* R1727  - OUT4RMIX Input 4 Volume */ 
+        { 0x000006C0, 0x0000 },   /* R1728  - OUT5LMIX Input 1 Source */ 
+        { 0x000006C1, 0x0080 },   /* R1729  - OUT5LMIX Input 1 Volume */ 
+        { 0x000006C2, 0x0000 },   /* R1730  - OUT5LMIX Input 2 Source */ 
+        { 0x000006C3, 0x0080 },   /* R1731  - OUT5LMIX Input 2 Volume */ 
+        { 0x000006C4, 0x0000 },   /* R1732  - OUT5LMIX Input 3 Source */ 
+        { 0x000006C5, 0x0080 },   /* R1733  - OUT5LMIX Input 3 Volume */ 
+        { 0x000006C6, 0x0000 },   /* R1734  - OUT5LMIX Input 4 Source */ 
+        { 0x000006C7, 0x0080 },   /* R1735  - OUT5LMIX Input 4 Volume */ 
+        { 0x000006C8, 0x0000 },   /* R1736  - OUT5RMIX Input 1 Source */ 
+        { 0x000006C9, 0x0080 },   /* R1737  - OUT5RMIX Input 1 Volume */ 
+        { 0x000006CA, 0x0000 },   /* R1738  - OUT5RMIX Input 2 Source */ 
+        { 0x000006CB, 0x0080 },   /* R1739  - OUT5RMIX Input 2 Volume */ 
+        { 0x000006CC, 0x0000 },   /* R1740  - OUT5RMIX Input 3 Source */ 
+        { 0x000006CD, 0x0080 },   /* R1741  - OUT5RMIX Input 3 Volume */ 
+        { 0x000006CE, 0x0000 },   /* R1742  - OUT5RMIX Input 4 Source */ 
+        { 0x000006CF, 0x0080 },   /* R1743  - OUT5RMIX Input 4 Volume */ 
+        { 0x00000700, 0x0000 },   /* R1792  - AIF1TX1MIX Input 1 Source */ 
+        { 0x00000701, 0x0080 },   /* R1793  - AIF1TX1MIX Input 1 Volume */ 
+        { 0x00000702, 0x0000 },   /* R1794  - AIF1TX1MIX Input 2 Source */ 
+        { 0x00000703, 0x0080 },   /* R1795  - AIF1TX1MIX Input 2 Volume */ 
+        { 0x00000704, 0x0000 },   /* R1796  - AIF1TX1MIX Input 3 Source */ 
+        { 0x00000705, 0x0080 },   /* R1797  - AIF1TX1MIX Input 3 Volume */ 
+        { 0x00000706, 0x0000 },   /* R1798  - AIF1TX1MIX Input 4 Source */ 
+        { 0x00000707, 0x0080 },   /* R1799  - AIF1TX1MIX Input 4 Volume */ 
+        { 0x00000708, 0x0000 },   /* R1800  - AIF1TX2MIX Input 1 Source */ 
+        { 0x00000709, 0x0080 },   /* R1801  - AIF1TX2MIX Input 1 Volume */ 
+        { 0x0000070A, 0x0000 },   /* R1802  - AIF1TX2MIX Input 2 Source */ 
+        { 0x0000070B, 0x0080 },   /* R1803  - AIF1TX2MIX Input 2 Volume */ 
+        { 0x0000070C, 0x0000 },   /* R1804  - AIF1TX2MIX Input 3 Source */ 
+        { 0x0000070D, 0x0080 },   /* R1805  - AIF1TX2MIX Input 3 Volume */ 
+        { 0x0000070E, 0x0000 },   /* R1806  - AIF1TX2MIX Input 4 Source */ 
+        { 0x0000070F, 0x0080 },   /* R1807  - AIF1TX2MIX Input 4 Volume */ 
+        { 0x00000710, 0x0000 },   /* R1808  - AIF1TX3MIX Input 1 Source */ 
+        { 0x00000711, 0x0080 },   /* R1809  - AIF1TX3MIX Input 1 Volume */ 
+        { 0x00000712, 0x0000 },   /* R1810  - AIF1TX3MIX Input 2 Source */ 
+        { 0x00000713, 0x0080 },   /* R1811  - AIF1TX3MIX Input 2 Volume */ 
+        { 0x00000714, 0x0000 },   /* R1812  - AIF1TX3MIX Input 3 Source */ 
+        { 0x00000715, 0x0080 },   /* R1813  - AIF1TX3MIX Input 3 Volume */ 
+        { 0x00000716, 0x0000 },   /* R1814  - AIF1TX3MIX Input 4 Source */ 
+        { 0x00000717, 0x0080 },   /* R1815  - AIF1TX3MIX Input 4 Volume */ 
+        { 0x00000718, 0x0000 },   /* R1816  - AIF1TX4MIX Input 1 Source */ 
+        { 0x00000719, 0x0080 },   /* R1817  - AIF1TX4MIX Input 1 Volume */ 
+        { 0x0000071A, 0x0000 },   /* R1818  - AIF1TX4MIX Input 2 Source */ 
+        { 0x0000071B, 0x0080 },   /* R1819  - AIF1TX4MIX Input 2 Volume */ 
+        { 0x0000071C, 0x0000 },   /* R1820  - AIF1TX4MIX Input 3 Source */ 
+        { 0x0000071D, 0x0080 },   /* R1821  - AIF1TX4MIX Input 3 Volume */ 
+        { 0x0000071E, 0x0000 },   /* R1822  - AIF1TX4MIX Input 4 Source */ 
+        { 0x0000071F, 0x0080 },   /* R1823  - AIF1TX4MIX Input 4 Volume */ 
+        { 0x00000720, 0x0000 },   /* R1824  - AIF1TX5MIX Input 1 Source */ 
+        { 0x00000721, 0x0080 },   /* R1825  - AIF1TX5MIX Input 1 Volume */ 
+        { 0x00000722, 0x0000 },   /* R1826  - AIF1TX5MIX Input 2 Source */ 
+        { 0x00000723, 0x0080 },   /* R1827  - AIF1TX5MIX Input 2 Volume */ 
+        { 0x00000724, 0x0000 },   /* R1828  - AIF1TX5MIX Input 3 Source */ 
+        { 0x00000725, 0x0080 },   /* R1829  - AIF1TX5MIX Input 3 Volume */ 
+        { 0x00000726, 0x0000 },   /* R1830  - AIF1TX5MIX Input 4 Source */ 
+        { 0x00000727, 0x0080 },   /* R1831  - AIF1TX5MIX Input 4 Volume */ 
+        { 0x00000728, 0x0000 },   /* R1832  - AIF1TX6MIX Input 1 Source */ 
+        { 0x00000729, 0x0080 },   /* R1833  - AIF1TX6MIX Input 1 Volume */ 
+        { 0x0000072A, 0x0000 },   /* R1834  - AIF1TX6MIX Input 2 Source */ 
+        { 0x0000072B, 0x0080 },   /* R1835  - AIF1TX6MIX Input 2 Volume */ 
+        { 0x0000072C, 0x0000 },   /* R1836  - AIF1TX6MIX Input 3 Source */ 
+        { 0x0000072D, 0x0080 },   /* R1837  - AIF1TX6MIX Input 3 Volume */ 
+        { 0x0000072E, 0x0000 },   /* R1838  - AIF1TX6MIX Input 4 Source */ 
+        { 0x0000072F, 0x0080 },   /* R1839  - AIF1TX6MIX Input 4 Volume */ 
+        { 0x00000730, 0x0000 },   /* R1840  - AIF1TX7MIX Input 1 Source */ 
+        { 0x00000731, 0x0080 },   /* R1841  - AIF1TX7MIX Input 1 Volume */ 
+        { 0x00000732, 0x0000 },   /* R1842  - AIF1TX7MIX Input 2 Source */ 
+        { 0x00000733, 0x0080 },   /* R1843  - AIF1TX7MIX Input 2 Volume */ 
+        { 0x00000734, 0x0000 },   /* R1844  - AIF1TX7MIX Input 3 Source */ 
+        { 0x00000735, 0x0080 },   /* R1845  - AIF1TX7MIX Input 3 Volume */ 
+        { 0x00000736, 0x0000 },   /* R1846  - AIF1TX7MIX Input 4 Source */ 
+        { 0x00000737, 0x0080 },   /* R1847  - AIF1TX7MIX Input 4 Volume */ 
+        { 0x00000738, 0x0000 },   /* R1848  - AIF1TX8MIX Input 1 Source */ 
+        { 0x00000739, 0x0080 },   /* R1849  - AIF1TX8MIX Input 1 Volume */ 
+        { 0x0000073A, 0x0000 },   /* R1850  - AIF1TX8MIX Input 2 Source */ 
+        { 0x0000073B, 0x0080 },   /* R1851  - AIF1TX8MIX Input 2 Volume */ 
+        { 0x0000073C, 0x0000 },   /* R1852  - AIF1TX8MIX Input 3 Source */ 
+        { 0x0000073D, 0x0080 },   /* R1853  - AIF1TX8MIX Input 3 Volume */ 
+        { 0x0000073E, 0x0000 },   /* R1854  - AIF1TX8MIX Input 4 Source */ 
+        { 0x0000073F, 0x0080 },   /* R1855  - AIF1TX8MIX Input 4 Volume */ 
+        { 0x00000740, 0x0000 },   /* R1856  - AIF2TX1MIX Input 1 Source */ 
+        { 0x00000741, 0x0080 },   /* R1857  - AIF2TX1MIX Input 1 Volume */ 
+        { 0x00000742, 0x0000 },   /* R1858  - AIF2TX1MIX Input 2 Source */ 
+        { 0x00000743, 0x0080 },   /* R1859  - AIF2TX1MIX Input 2 Volume */ 
+        { 0x00000744, 0x0000 },   /* R1860  - AIF2TX1MIX Input 3 Source */ 
+        { 0x00000745, 0x0080 },   /* R1861  - AIF2TX1MIX Input 3 Volume */ 
+        { 0x00000746, 0x0000 },   /* R1862  - AIF2TX1MIX Input 4 Source */ 
+        { 0x00000747, 0x0080 },   /* R1863  - AIF2TX1MIX Input 4 Volume */ 
+        { 0x00000748, 0x0000 },   /* R1864  - AIF2TX2MIX Input 1 Source */ 
+        { 0x00000749, 0x0080 },   /* R1865  - AIF2TX2MIX Input 1 Volume */ 
+        { 0x0000074A, 0x0000 },   /* R1866  - AIF2TX2MIX Input 2 Source */ 
+        { 0x0000074B, 0x0080 },   /* R1867  - AIF2TX2MIX Input 2 Volume */ 
+        { 0x0000074C, 0x0000 },   /* R1868  - AIF2TX2MIX Input 3 Source */ 
+        { 0x0000074D, 0x0080 },   /* R1869  - AIF2TX2MIX Input 3 Volume */ 
+        { 0x0000074E, 0x0000 },   /* R1870  - AIF2TX2MIX Input 4 Source */ 
+        { 0x0000074F, 0x0080 },   /* R1871  - AIF2TX2MIX Input 4 Volume */ 
+        { 0x00000780, 0x0000 },   /* R1920  - AIF3TX1MIX Input 1 Source */ 
+        { 0x00000781, 0x0080 },   /* R1921  - AIF3TX1MIX Input 1 Volume */ 
+        { 0x00000782, 0x0000 },   /* R1922  - AIF3TX1MIX Input 2 Source */ 
+        { 0x00000783, 0x0080 },   /* R1923  - AIF3TX1MIX Input 2 Volume */ 
+        { 0x00000784, 0x0000 },   /* R1924  - AIF3TX1MIX Input 3 Source */ 
+        { 0x00000785, 0x0080 },   /* R1925  - AIF3TX1MIX Input 3 Volume */ 
+        { 0x00000786, 0x0000 },   /* R1926  - AIF3TX1MIX Input 4 Source */ 
+        { 0x00000787, 0x0080 },   /* R1927  - AIF3TX1MIX Input 4 Volume */ 
+        { 0x00000788, 0x0000 },   /* R1928  - AIF3TX2MIX Input 1 Source */ 
+        { 0x00000789, 0x0080 },   /* R1929  - AIF3TX2MIX Input 1 Volume */ 
+        { 0x0000078A, 0x0000 },   /* R1930  - AIF3TX2MIX Input 2 Source */ 
+        { 0x0000078B, 0x0080 },   /* R1931  - AIF3TX2MIX Input 2 Volume */ 
+        { 0x0000078C, 0x0000 },   /* R1932  - AIF3TX2MIX Input 3 Source */ 
+        { 0x0000078D, 0x0080 },   /* R1933  - AIF3TX2MIX Input 3 Volume */ 
+        { 0x0000078E, 0x0000 },   /* R1934  - AIF3TX2MIX Input 4 Source */ 
+        { 0x0000078F, 0x0080 },   /* R1935  - AIF3TX2MIX Input 4 Volume */ 
+        { 0x000007C0, 0x0000 },   /* R1984  - SLIMTX1MIX Input 1 Source */ 
+        { 0x000007C1, 0x0080 },   /* R1985  - SLIMTX1MIX Input 1 Volume */ 
+        { 0x000007C2, 0x0000 },   /* R1986  - SLIMTX1MIX Input 2 Source */ 
+        { 0x000007C3, 0x0080 },   /* R1987  - SLIMTX1MIX Input 2 Volume */ 
+        { 0x000007C4, 0x0000 },   /* R1988  - SLIMTX1MIX Input 3 Source */ 
+        { 0x000007C5, 0x0080 },   /* R1989  - SLIMTX1MIX Input 3 Volume */ 
+        { 0x000007C6, 0x0000 },   /* R1990  - SLIMTX1MIX Input 4 Source */ 
+        { 0x000007C7, 0x0080 },   /* R1991  - SLIMTX1MIX Input 4 Volume */ 
+        { 0x000007C8, 0x0000 },   /* R1992  - SLIMTX2MIX Input 1 Source */ 
+        { 0x000007C9, 0x0080 },   /* R1993  - SLIMTX2MIX Input 1 Volume */ 
+        { 0x000007CA, 0x0000 },   /* R1994  - SLIMTX2MIX Input 2 Source */ 
+        { 0x000007CB, 0x0080 },   /* R1995  - SLIMTX2MIX Input 2 Volume */ 
+        { 0x000007CC, 0x0000 },   /* R1996  - SLIMTX2MIX Input 3 Source */ 
+        { 0x000007CD, 0x0080 },   /* R1997  - SLIMTX2MIX Input 3 Volume */ 
+        { 0x000007CE, 0x0000 },   /* R1998  - SLIMTX2MIX Input 4 Source */ 
+        { 0x000007CF, 0x0080 },   /* R1999  - SLIMTX2MIX Input 4 Volume */ 
+        { 0x000007D0, 0x0000 },   /* R2000  - SLIMTX3MIX Input 1 Source */ 
+        { 0x000007D1, 0x0080 },   /* R2001  - SLIMTX3MIX Input 1 Volume */ 
+        { 0x000007D2, 0x0000 },   /* R2002  - SLIMTX3MIX Input 2 Source */ 
+        { 0x000007D3, 0x0080 },   /* R2003  - SLIMTX3MIX Input 2 Volume */ 
+        { 0x000007D4, 0x0000 },   /* R2004  - SLIMTX3MIX Input 3 Source */ 
+        { 0x000007D5, 0x0080 },   /* R2005  - SLIMTX3MIX Input 3 Volume */ 
+        { 0x000007D6, 0x0000 },   /* R2006  - SLIMTX3MIX Input 4 Source */ 
+        { 0x000007D7, 0x0080 },   /* R2007  - SLIMTX3MIX Input 4 Volume */ 
+        { 0x000007D8, 0x0000 },   /* R2008  - SLIMTX4MIX Input 1 Source */ 
+        { 0x000007D9, 0x0080 },   /* R2009  - SLIMTX4MIX Input 1 Volume */ 
+        { 0x000007DA, 0x0000 },   /* R2010  - SLIMTX4MIX Input 2 Source */ 
+        { 0x000007DB, 0x0080 },   /* R2011  - SLIMTX4MIX Input 2 Volume */ 
+        { 0x000007DC, 0x0000 },   /* R2012  - SLIMTX4MIX Input 3 Source */ 
+        { 0x000007DD, 0x0080 },   /* R2013  - SLIMTX4MIX Input 3 Volume */ 
+        { 0x000007DE, 0x0000 },   /* R2014  - SLIMTX4MIX Input 4 Source */ 
+        { 0x000007DF, 0x0080 },   /* R2015  - SLIMTX4MIX Input 4 Volume */ 
+        { 0x000007E0, 0x0000 },   /* R2016  - SLIMTX5MIX Input 1 Source */ 
+        { 0x000007E1, 0x0080 },   /* R2017  - SLIMTX5MIX Input 1 Volume */ 
+        { 0x000007E2, 0x0000 },   /* R2018  - SLIMTX5MIX Input 2 Source */ 
+        { 0x000007E3, 0x0080 },   /* R2019  - SLIMTX5MIX Input 2 Volume */ 
+        { 0x000007E4, 0x0000 },   /* R2020  - SLIMTX5MIX Input 3 Source */ 
+        { 0x000007E5, 0x0080 },   /* R2021  - SLIMTX5MIX Input 3 Volume */ 
+        { 0x000007E6, 0x0000 },   /* R2022  - SLIMTX5MIX Input 4 Source */ 
+        { 0x000007E7, 0x0080 },   /* R2023  - SLIMTX5MIX Input 4 Volume */ 
+        { 0x000007E8, 0x0000 },   /* R2024  - SLIMTX6MIX Input 1 Source */ 
+        { 0x000007E9, 0x0080 },   /* R2025  - SLIMTX6MIX Input 1 Volume */ 
+        { 0x000007EA, 0x0000 },   /* R2026  - SLIMTX6MIX Input 2 Source */ 
+        { 0x000007EB, 0x0080 },   /* R2027  - SLIMTX6MIX Input 2 Volume */ 
+        { 0x000007EC, 0x0000 },   /* R2028  - SLIMTX6MIX Input 3 Source */ 
+        { 0x000007ED, 0x0080 },   /* R2029  - SLIMTX6MIX Input 3 Volume */ 
+        { 0x000007EE, 0x0000 },   /* R2030  - SLIMTX6MIX Input 4 Source */ 
+        { 0x000007EF, 0x0080 },   /* R2031  - SLIMTX6MIX Input 4 Volume */ 
+        { 0x000007F0, 0x0000 },   /* R2032  - SLIMTX7MIX Input 1 Source */ 
+        { 0x000007F1, 0x0080 },   /* R2033  - SLIMTX7MIX Input 1 Volume */ 
+        { 0x000007F2, 0x0000 },   /* R2034  - SLIMTX7MIX Input 2 Source */ 
+        { 0x000007F3, 0x0080 },   /* R2035  - SLIMTX7MIX Input 2 Volume */ 
+        { 0x000007F4, 0x0000 },   /* R2036  - SLIMTX7MIX Input 3 Source */ 
+        { 0x000007F5, 0x0080 },   /* R2037  - SLIMTX7MIX Input 3 Volume */ 
+        { 0x000007F6, 0x0000 },   /* R2038  - SLIMTX7MIX Input 4 Source */ 
+        { 0x000007F7, 0x0080 },   /* R2039  - SLIMTX7MIX Input 4 Volume */ 
+        { 0x000007F8, 0x0000 },   /* R2040  - SLIMTX8MIX Input 1 Source */ 
+        { 0x000007F9, 0x0080 },   /* R2041  - SLIMTX8MIX Input 1 Volume */ 
+        { 0x000007FA, 0x0000 },   /* R2042  - SLIMTX8MIX Input 2 Source */ 
+        { 0x000007FB, 0x0080 },   /* R2043  - SLIMTX8MIX Input 2 Volume */ 
+        { 0x000007FC, 0x0000 },   /* R2044  - SLIMTX8MIX Input 3 Source */ 
+        { 0x000007FD, 0x0080 },   /* R2045  - SLIMTX8MIX Input 3 Volume */ 
+        { 0x000007FE, 0x0000 },   /* R2046  - SLIMTX8MIX Input 4 Source */ 
+        { 0x000007FF, 0x0080 },   /* R2047  - SLIMTX8MIX Input 4 Volume */ 
+        { 0x00000880, 0x0000 },   /* R2176  - EQ1MIX Input 1 Source */ 
+        { 0x00000881, 0x0080 },   /* R2177  - EQ1MIX Input 1 Volume */ 
+        { 0x00000882, 0x0000 },   /* R2178  - EQ1MIX Input 2 Source */ 
+        { 0x00000883, 0x0080 },   /* R2179  - EQ1MIX Input 2 Volume */ 
+        { 0x00000884, 0x0000 },   /* R2180  - EQ1MIX Input 3 Source */ 
+        { 0x00000885, 0x0080 },   /* R2181  - EQ1MIX Input 3 Volume */ 
+        { 0x00000886, 0x0000 },   /* R2182  - EQ1MIX Input 4 Source */ 
+        { 0x00000887, 0x0080 },   /* R2183  - EQ1MIX Input 4 Volume */ 
+        { 0x00000888, 0x0000 },   /* R2184  - EQ2MIX Input 1 Source */ 
+        { 0x00000889, 0x0080 },   /* R2185  - EQ2MIX Input 1 Volume */ 
+        { 0x0000088A, 0x0000 },   /* R2186  - EQ2MIX Input 2 Source */ 
+        { 0x0000088B, 0x0080 },   /* R2187  - EQ2MIX Input 2 Volume */ 
+        { 0x0000088C, 0x0000 },   /* R2188  - EQ2MIX Input 3 Source */ 
+        { 0x0000088D, 0x0080 },   /* R2189  - EQ2MIX Input 3 Volume */ 
+        { 0x0000088E, 0x0000 },   /* R2190  - EQ2MIX Input 4 Source */ 
+        { 0x0000088F, 0x0080 },   /* R2191  - EQ2MIX Input 4 Volume */ 
+        { 0x00000890, 0x0000 },   /* R2192  - EQ3MIX Input 1 Source */ 
+        { 0x00000891, 0x0080 },   /* R2193  - EQ3MIX Input 1 Volume */ 
+        { 0x00000892, 0x0000 },   /* R2194  - EQ3MIX Input 2 Source */ 
+        { 0x00000893, 0x0080 },   /* R2195  - EQ3MIX Input 2 Volume */ 
+        { 0x00000894, 0x0000 },   /* R2196  - EQ3MIX Input 3 Source */ 
+        { 0x00000895, 0x0080 },   /* R2197  - EQ3MIX Input 3 Volume */ 
+        { 0x00000896, 0x0000 },   /* R2198  - EQ3MIX Input 4 Source */ 
+        { 0x00000897, 0x0080 },   /* R2199  - EQ3MIX Input 4 Volume */ 
+        { 0x00000898, 0x0000 },   /* R2200  - EQ4MIX Input 1 Source */ 
+        { 0x00000899, 0x0080 },   /* R2201  - EQ4MIX Input 1 Volume */ 
+        { 0x0000089A, 0x0000 },   /* R2202  - EQ4MIX Input 2 Source */ 
+        { 0x0000089B, 0x0080 },   /* R2203  - EQ4MIX Input 2 Volume */ 
+        { 0x0000089C, 0x0000 },   /* R2204  - EQ4MIX Input 3 Source */ 
+        { 0x0000089D, 0x0080 },   /* R2205  - EQ4MIX Input 3 Volume */ 
+        { 0x0000089E, 0x0000 },   /* R2206  - EQ4MIX Input 4 Source */ 
+        { 0x0000089F, 0x0080 },   /* R2207  - EQ4MIX Input 4 Volume */ 
+        { 0x000008C0, 0x0000 },   /* R2240  - DRC1LMIX Input 1 Source */ 
+        { 0x000008C1, 0x0080 },   /* R2241  - DRC1LMIX Input 1 Volume */ 
+        { 0x000008C2, 0x0000 },   /* R2242  - DRC1LMIX Input 2 Source */ 
+        { 0x000008C3, 0x0080 },   /* R2243  - DRC1LMIX Input 2 Volume */ 
+        { 0x000008C4, 0x0000 },   /* R2244  - DRC1LMIX Input 3 Source */ 
+        { 0x000008C5, 0x0080 },   /* R2245  - DRC1LMIX Input 3 Volume */ 
+        { 0x000008C6, 0x0000 },   /* R2246  - DRC1LMIX Input 4 Source */ 
+        { 0x000008C7, 0x0080 },   /* R2247  - DRC1LMIX Input 4 Volume */ 
+        { 0x000008C8, 0x0000 },   /* R2248  - DRC1RMIX Input 1 Source */ 
+        { 0x000008C9, 0x0080 },   /* R2249  - DRC1RMIX Input 1 Volume */ 
+        { 0x000008CA, 0x0000 },   /* R2250  - DRC1RMIX Input 2 Source */ 
+        { 0x000008CB, 0x0080 },   /* R2251  - DRC1RMIX Input 2 Volume */ 
+        { 0x000008CC, 0x0000 },   /* R2252  - DRC1RMIX Input 3 Source */ 
+        { 0x000008CD, 0x0080 },   /* R2253  - DRC1RMIX Input 3 Volume */ 
+        { 0x000008CE, 0x0000 },   /* R2254  - DRC1RMIX Input 4 Source */ 
+        { 0x000008CF, 0x0080 },   /* R2255  - DRC1RMIX Input 4 Volume */ 
+        { 0x000008D0, 0x0000 },   /* R2256  - DRC2LMIX Input 1 Source */ 
+        { 0x000008D1, 0x0080 },   /* R2257  - DRC2LMIX Input 1 Volume */ 
+        { 0x000008D2, 0x0000 },   /* R2258  - DRC2LMIX Input 2 Source */ 
+        { 0x000008D3, 0x0080 },   /* R2259  - DRC2LMIX Input 2 Volume */ 
+        { 0x000008D4, 0x0000 },   /* R2260  - DRC2LMIX Input 3 Source */ 
+        { 0x000008D5, 0x0080 },   /* R2261  - DRC2LMIX Input 3 Volume */ 
+        { 0x000008D6, 0x0000 },   /* R2262  - DRC2LMIX Input 4 Source */ 
+        { 0x000008D7, 0x0080 },   /* R2263  - DRC2LMIX Input 4 Volume */ 
+        { 0x000008D8, 0x0000 },   /* R2264  - DRC2RMIX Input 1 Source */ 
+        { 0x000008D9, 0x0080 },   /* R2265  - DRC2RMIX Input 1 Volume */ 
+        { 0x000008DA, 0x0000 },   /* R2266  - DRC2RMIX Input 2 Source */ 
+        { 0x000008DB, 0x0080 },   /* R2267  - DRC2RMIX Input 2 Volume */ 
+        { 0x000008DC, 0x0000 },   /* R2268  - DRC2RMIX Input 3 Source */ 
+        { 0x000008DD, 0x0080 },   /* R2269  - DRC2RMIX Input 3 Volume */ 
+        { 0x000008DE, 0x0000 },   /* R2270  - DRC2RMIX Input 4 Source */ 
+        { 0x000008DF, 0x0080 },   /* R2271  - DRC2RMIX Input 4 Volume */ 
+        { 0x00000900, 0x0000 },   /* R2304  - HPLP1MIX Input 1 Source */ 
+        { 0x00000901, 0x0080 },   /* R2305  - HPLP1MIX Input 1 Volume */ 
+        { 0x00000902, 0x0000 },   /* R2306  - HPLP1MIX Input 2 Source */ 
+        { 0x00000903, 0x0080 },   /* R2307  - HPLP1MIX Input 2 Volume */ 
+        { 0x00000904, 0x0000 },   /* R2308  - HPLP1MIX Input 3 Source */ 
+        { 0x00000905, 0x0080 },   /* R2309  - HPLP1MIX Input 3 Volume */ 
+        { 0x00000906, 0x0000 },   /* R2310  - HPLP1MIX Input 4 Source */ 
+        { 0x00000907, 0x0080 },   /* R2311  - HPLP1MIX Input 4 Volume */ 
+        { 0x00000908, 0x0000 },   /* R2312  - HPLP2MIX Input 1 Source */ 
+        { 0x00000909, 0x0080 },   /* R2313  - HPLP2MIX Input 1 Volume */ 
+        { 0x0000090A, 0x0000 },   /* R2314  - HPLP2MIX Input 2 Source */ 
+        { 0x0000090B, 0x0080 },   /* R2315  - HPLP2MIX Input 2 Volume */ 
+        { 0x0000090C, 0x0000 },   /* R2316  - HPLP2MIX Input 3 Source */ 
+        { 0x0000090D, 0x0080 },   /* R2317  - HPLP2MIX Input 3 Volume */ 
+        { 0x0000090E, 0x0000 },   /* R2318  - HPLP2MIX Input 4 Source */ 
+        { 0x0000090F, 0x0080 },   /* R2319  - HPLP2MIX Input 4 Volume */ 
+        { 0x00000910, 0x0000 },   /* R2320  - HPLP3MIX Input 1 Source */ 
+        { 0x00000911, 0x0080 },   /* R2321  - HPLP3MIX Input 1 Volume */ 
+        { 0x00000912, 0x0000 },   /* R2322  - HPLP3MIX Input 2 Source */ 
+        { 0x00000913, 0x0080 },   /* R2323  - HPLP3MIX Input 2 Volume */ 
+        { 0x00000914, 0x0000 },   /* R2324  - HPLP3MIX Input 3 Source */ 
+        { 0x00000915, 0x0080 },   /* R2325  - HPLP3MIX Input 3 Volume */ 
+        { 0x00000916, 0x0000 },   /* R2326  - HPLP3MIX Input 4 Source */ 
+        { 0x00000917, 0x0080 },   /* R2327  - HPLP3MIX Input 4 Volume */ 
+        { 0x00000918, 0x0000 },   /* R2328  - HPLP4MIX Input 1 Source */ 
+        { 0x00000919, 0x0080 },   /* R2329  - HPLP4MIX Input 1 Volume */ 
+        { 0x0000091A, 0x0000 },   /* R2330  - HPLP4MIX Input 2 Source */ 
+        { 0x0000091B, 0x0080 },   /* R2331  - HPLP4MIX Input 2 Volume */ 
+        { 0x0000091C, 0x0000 },   /* R2332  - HPLP4MIX Input 3 Source */ 
+        { 0x0000091D, 0x0080 },   /* R2333  - HPLP4MIX Input 3 Volume */ 
+        { 0x0000091E, 0x0000 },   /* R2334  - HPLP4MIX Input 4 Source */ 
+        { 0x0000091F, 0x0080 },   /* R2335  - HPLP4MIX Input 4 Volume */ 
+        { 0x00000940, 0x0000 },   /* R2368  - DSP1LMIX Input 1 Source */ 
+        { 0x00000941, 0x0080 },   /* R2369  - DSP1LMIX Input 1 Volume */ 
+        { 0x00000942, 0x0000 },   /* R2370  - DSP1LMIX Input 2 Source */ 
+        { 0x00000943, 0x0080 },   /* R2371  - DSP1LMIX Input 2 Volume */ 
+        { 0x00000944, 0x0000 },   /* R2372  - DSP1LMIX Input 3 Source */ 
+        { 0x00000945, 0x0080 },   /* R2373  - DSP1LMIX Input 3 Volume */ 
+        { 0x00000946, 0x0000 },   /* R2374  - DSP1LMIX Input 4 Source */ 
+        { 0x00000947, 0x0080 },   /* R2375  - DSP1LMIX Input 4 Volume */ 
+        { 0x00000948, 0x0000 },   /* R2376  - DSP1RMIX Input 1 Source */ 
+        { 0x00000949, 0x0080 },   /* R2377  - DSP1RMIX Input 1 Volume */ 
+        { 0x0000094A, 0x0000 },   /* R2378  - DSP1RMIX Input 2 Source */ 
+        { 0x0000094B, 0x0080 },   /* R2379  - DSP1RMIX Input 2 Volume */ 
+        { 0x0000094C, 0x0000 },   /* R2380  - DSP1RMIX Input 3 Source */ 
+        { 0x0000094D, 0x0080 },   /* R2381  - DSP1RMIX Input 3 Volume */ 
+        { 0x0000094E, 0x0000 },   /* R2382  - DSP1RMIX Input 4 Source */ 
+        { 0x0000094F, 0x0080 },   /* R2383  - DSP1RMIX Input 4 Volume */ 
+        { 0x00000950, 0x0000 },   /* R2384  - DSP1AUX1MIX Input 1 Source */ 
+        { 0x00000958, 0x0000 },   /* R2392  - DSP1AUX2MIX Input 1 Source */ 
+        { 0x00000960, 0x0000 },   /* R2400  - DSP1AUX3MIX Input 1 Source */ 
+        { 0x00000968, 0x0000 },   /* R2408  - DSP1AUX4MIX Input 1 Source */ 
+        { 0x00000970, 0x0000 },   /* R2416  - DSP1AUX5MIX Input 1 Source */ 
+        { 0x00000978, 0x0000 },   /* R2424  - DSP1AUX6MIX Input 1 Source */ 
+        { 0x00000A80, 0x0000 },   /* R2688  - ASRC1LMIX Input 1 Source */ 
+        { 0x00000A88, 0x0000 },   /* R2696  - ASRC1RMIX Input 1 Source */ 
+        { 0x00000A90, 0x0000 },   /* R2704  - ASRC2LMIX Input 1 Source */ 
+        { 0x00000A98, 0x0000 },   /* R2712  - ASRC2RMIX Input 1 Source */ 
+        { 0x00000B00, 0x0000 },   /* R2816  - ISRC1DEC1MIX Input 1 Source */ 
+        { 0x00000B08, 0x0000 },   /* R2824  - ISRC1DEC2MIX Input 1 Source */ 
+        { 0x00000B20, 0x0000 },   /* R2848  - ISRC1INT1MIX Input 1 Source */ 
+        { 0x00000B28, 0x0000 },   /* R2856  - ISRC1INT2MIX Input 1 Source */ 
+        { 0x00000B40, 0x0000 },   /* R2880  - ISRC2DEC1MIX Input 1 Source */ 
+        { 0x00000B48, 0x0000 },   /* R2888  - ISRC2DEC2MIX Input 1 Source */ 
+        { 0x00000B60, 0x0000 },   /* R2912  - ISRC2INT1MIX Input 1 Source */ 
+        { 0x00000B68, 0x0000 },   /* R2920  - ISRC2INT2MIX Input 1 Source */ 
+        { 0x00000C00, 0xA101 },   /* R3072  - GPIO1 CTRL */ 
+        { 0x00000C01, 0xA101 },   /* R3073  - GPIO2 CTRL */ 
+        { 0x00000C02, 0xA101 },   /* R3074  - GPIO3 CTRL */ 
+        { 0x00000C03, 0xA101 },   /* R3075  - GPIO4 CTRL */ 
+        { 0x00000C04, 0xA101 },   /* R3076  - GPIO5 CTRL */ 
+        { 0x00000C0F, 0x0400 },   /* R3087  - IRQ CTRL 1 */ 
+        { 0x00000C10, 0x1000 },   /* R3088  - GPIO Debounce Config */ 
+        { 0x00000C20, 0x8002 },   /* R3104  - Misc Pad Ctrl 1 */ 
+        { 0x00000C21, 0x8001 },   /* R3105  - Misc Pad Ctrl 2 */ 
+        { 0x00000C22, 0x0000 },   /* R3106  - Misc Pad Ctrl 3 */ 
+        { 0x00000C23, 0x0000 },   /* R3107  - Misc Pad Ctrl 4 */ 
+        { 0x00000C24, 0x0000 },   /* R3108  - Misc Pad Ctrl 5 */ 
+        { 0x00000C25, 0x0000 },   /* R3109  - Misc Pad Ctrl 6 */ 
+        { 0x00000D08, 0xFFFF },   /* R3336  - Interrupt Status 1 Mask */ 
+        { 0x00000D09, 0xFFFF },   /* R3337  - Interrupt Status 2 Mask */ 
+        { 0x00000D0A, 0xFFFF },   /* R3338  - Interrupt Status 3 Mask */ 
+        { 0x00000D0B, 0xFFFF },   /* R3339  - Interrupt Status 4 Mask */ 
+        { 0x00000D0C, 0xFEFF },   /* R3340  - Interrupt Status 5 Mask */ 
+        { 0x00000D0F, 0x0000 },   /* R3343  - Interrupt Control */ 
+        { 0x00000D18, 0xFFFF },   /* R3352  - IRQ2 Status 1 Mask */ 
+        { 0x00000D19, 0xFFFF },   /* R3353  - IRQ2 Status 2 Mask */ 
+        { 0x00000D1A, 0xFFFF },   /* R3354  - IRQ2 Status 3 Mask */ 
+        { 0x00000D1B, 0xFFFF },   /* R3355  - IRQ2 Status 4 Mask */ 
+        { 0x00000D1C, 0xFFFF },   /* R3356  - IRQ2 Status 5 Mask */ 
+        { 0x00000D1F, 0x0000 },   /* R3359  - IRQ2 Control */ 
+        { 0x00000D41, 0x0000 },   /* R3393  - ADSP2 IRQ0 */ 
+        { 0x00000D53, 0xFFFF },   /* R3411  - AOD IRQ Mask IRQ1 */ 
+        { 0x00000D54, 0xFFFF },   /* R3412  - AOD IRQ Mask IRQ2 */ 
+        { 0x00000D56, 0x0000 },   /* R3414  - Jack detect debounce */ 
+        { 0x00000E00, 0x0000 },   /* R3584  - FX_Ctrl1 */ 
+        { 0x00000E01, 0x0000 },   /* R3585  - FX_Ctrl2 */ 
+        { 0x00000E10, 0x6318 },   /* R3600  - EQ1_1 */ 
+        { 0x00000E11, 0x6300 },   /* R3601  - EQ1_2 */ 
+        { 0x00000E12, 0x0FC8 },   /* R3602  - EQ1_3 */ 
+        { 0x00000E13, 0x03FE },   /* R3603  - EQ1_4 */ 
+        { 0x00000E14, 0x00E0 },   /* R3604  - EQ1_5 */ 
+        { 0x00000E15, 0x1EC4 },   /* R3605  - EQ1_6 */ 
+        { 0x00000E16, 0xF136 },   /* R3606  - EQ1_7 */ 
+        { 0x00000E17, 0x0409 },   /* R3607  - EQ1_8 */ 
+        { 0x00000E18, 0x04CC },   /* R3608  - EQ1_9 */ 
+        { 0x00000E19, 0x1C9B },   /* R3609  - EQ1_10 */ 
+        { 0x00000E1A, 0xF337 },   /* R3610  - EQ1_11 */ 
+        { 0x00000E1B, 0x040B },   /* R3611  - EQ1_12 */ 
+        { 0x00000E1C, 0x0CBB },   /* R3612  - EQ1_13 */ 
+        { 0x00000E1D, 0x16F8 },   /* R3613  - EQ1_14 */ 
+        { 0x00000E1E, 0xF7D9 },   /* R3614  - EQ1_15 */ 
+        { 0x00000E1F, 0x040A },   /* R3615  - EQ1_16 */ 
+        { 0x00000E20, 0x1F14 },   /* R3616  - EQ1_17 */ 
+        { 0x00000E21, 0x058C },   /* R3617  - EQ1_18 */ 
+        { 0x00000E22, 0x0563 },   /* R3618  - EQ1_19 */ 
+        { 0x00000E23, 0x4000 },   /* R3619  - EQ1_20 */ 
+        { 0x00000E24, 0x0B75 },   /* R3620  - EQ1_21 */ 
+        { 0x00000E26, 0x6318 },   /* R3622  - EQ2_1 */ 
+        { 0x00000E27, 0x6300 },   /* R3623  - EQ2_2 */ 
+        { 0x00000E28, 0x0FC8 },   /* R3624  - EQ2_3 */ 
+        { 0x00000E29, 0x03FE },   /* R3625  - EQ2_4 */ 
+        { 0x00000E2A, 0x00E0 },   /* R3626  - EQ2_5 */ 
+        { 0x00000E2B, 0x1EC4 },   /* R3627  - EQ2_6 */ 
+        { 0x00000E2C, 0xF136 },   /* R3628  - EQ2_7 */ 
+        { 0x00000E2D, 0x0409 },   /* R3629  - EQ2_8 */ 
+        { 0x00000E2E, 0x04CC },   /* R3630  - EQ2_9 */ 
+        { 0x00000E2F, 0x1C9B },   /* R3631  - EQ2_10 */ 
+        { 0x00000E30, 0xF337 },   /* R3632  - EQ2_11 */ 
+        { 0x00000E31, 0x040B },   /* R3633  - EQ2_12 */ 
+        { 0x00000E32, 0x0CBB },   /* R3634  - EQ2_13 */ 
+        { 0x00000E33, 0x16F8 },   /* R3635  - EQ2_14 */ 
+        { 0x00000E34, 0xF7D9 },   /* R3636  - EQ2_15 */ 
+        { 0x00000E35, 0x040A },   /* R3637  - EQ2_16 */ 
+        { 0x00000E36, 0x1F14 },   /* R3638  - EQ2_17 */ 
+        { 0x00000E37, 0x058C },   /* R3639  - EQ2_18 */ 
+        { 0x00000E38, 0x0563 },   /* R3640  - EQ2_19 */ 
+        { 0x00000E39, 0x4000 },   /* R3641  - EQ2_20 */ 
+        { 0x00000E3A, 0x0B75 },   /* R3642  - EQ2_21 */ 
+        { 0x00000E3C, 0x6318 },   /* R3644  - EQ3_1 */ 
+        { 0x00000E3D, 0x6300 },   /* R3645  - EQ3_2 */ 
+        { 0x00000E3E, 0x0FC8 },   /* R3646  - EQ3_3 */ 
+        { 0x00000E3F, 0x03FE },   /* R3647  - EQ3_4 */ 
+        { 0x00000E40, 0x00E0 },   /* R3648  - EQ3_5 */ 
+        { 0x00000E41, 0x1EC4 },   /* R3649  - EQ3_6 */ 
+        { 0x00000E42, 0xF136 },   /* R3650  - EQ3_7 */ 
+        { 0x00000E43, 0x0409 },   /* R3651  - EQ3_8 */ 
+        { 0x00000E44, 0x04CC },   /* R3652  - EQ3_9 */ 
+        { 0x00000E45, 0x1C9B },   /* R3653  - EQ3_10 */ 
+        { 0x00000E46, 0xF337 },   /* R3654  - EQ3_11 */ 
+        { 0x00000E47, 0x040B },   /* R3655  - EQ3_12 */ 
+        { 0x00000E48, 0x0CBB },   /* R3656  - EQ3_13 */ 
+        { 0x00000E49, 0x16F8 },   /* R3657  - EQ3_14 */ 
+        { 0x00000E4A, 0xF7D9 },   /* R3658  - EQ3_15 */ 
+        { 0x00000E4B, 0x040A },   /* R3659  - EQ3_16 */ 
+        { 0x00000E4C, 0x1F14 },   /* R3660  - EQ3_17 */ 
+        { 0x00000E4D, 0x058C },   /* R3661  - EQ3_18 */ 
+        { 0x00000E4E, 0x0563 },   /* R3662  - EQ3_19 */ 
+        { 0x00000E4F, 0x4000 },   /* R3663  - EQ3_20 */ 
+        { 0x00000E50, 0x0B75 },   /* R3664  - EQ3_21 */ 
+        { 0x00000E52, 0x6318 },   /* R3666  - EQ4_1 */ 
+        { 0x00000E53, 0x6300 },   /* R3667  - EQ4_2 */ 
+        { 0x00000E54, 0x0FC8 },   /* R3668  - EQ4_3 */ 
+        { 0x00000E55, 0x03FE },   /* R3669  - EQ4_4 */ 
+        { 0x00000E56, 0x00E0 },   /* R3670  - EQ4_5 */ 
+        { 0x00000E57, 0x1EC4 },   /* R3671  - EQ4_6 */ 
+        { 0x00000E58, 0xF136 },   /* R3672  - EQ4_7 */ 
+        { 0x00000E59, 0x0409 },   /* R3673  - EQ4_8 */ 
+        { 0x00000E5A, 0x04CC },   /* R3674  - EQ4_9 */ 
+        { 0x00000E5B, 0x1C9B },   /* R3675  - EQ4_10 */ 
+        { 0x00000E5C, 0xF337 },   /* R3676  - EQ4_11 */ 
+        { 0x00000E5D, 0x040B },   /* R3677  - EQ4_12 */ 
+        { 0x00000E5E, 0x0CBB },   /* R3678  - EQ4_13 */ 
+        { 0x00000E5F, 0x16F8 },   /* R3679  - EQ4_14 */ 
+        { 0x00000E60, 0xF7D9 },   /* R3680  - EQ4_15 */ 
+        { 0x00000E61, 0x040A },   /* R3681  - EQ4_16 */ 
+        { 0x00000E62, 0x1F14 },   /* R3682  - EQ4_17 */ 
+        { 0x00000E63, 0x058C },   /* R3683  - EQ4_18 */ 
+        { 0x00000E64, 0x0563 },   /* R3684  - EQ4_19 */ 
+        { 0x00000E65, 0x4000 },   /* R3685  - EQ4_20 */ 
+        { 0x00000E66, 0x0B75 },   /* R3686  - EQ4_21 */ 
+        { 0x00000E80, 0x0018 },   /* R3712  - DRC1 ctrl1 */ 
+        { 0x00000E81, 0x0933 },   /* R3713  - DRC1 ctrl2 */ 
+        { 0x00000E82, 0x0018 },   /* R3714  - DRC1 ctrl3 */ 
+        { 0x00000E83, 0x0000 },   /* R3715  - DRC1 ctrl4 */ 
+        { 0x00000E84, 0x0000 },   /* R3716  - DRC1 ctrl5 */ 
+        { 0x00000E89, 0x0018 },   /* R3721  - DRC2 ctrl1 */ 
+        { 0x00000E8A, 0x0933 },   /* R3722  - DRC2 ctrl2 */ 
+        { 0x00000E8B, 0x0018 },   /* R3723  - DRC2 ctrl3 */ 
+        { 0x00000E8C, 0x0000 },   /* R3724  - DRC2 ctrl4 */ 
+        { 0x00000E8D, 0x0000 },   /* R3725  - DRC2 ctrl5 */ 
+        { 0x00000EC0, 0x0000 },   /* R3776  - HPLPF1_1 */ 
+        { 0x00000EC1, 0x0000 },   /* R3777  - HPLPF1_2 */ 
+        { 0x00000EC4, 0x0000 },   /* R3780  - HPLPF2_1 */ 
+        { 0x00000EC5, 0x0000 },   /* R3781  - HPLPF2_2 */ 
+        { 0x00000EC8, 0x0000 },   /* R3784  - HPLPF3_1 */ 
+        { 0x00000EC9, 0x0000 },   /* R3785  - HPLPF3_2 */ 
+        { 0x00000ECC, 0x0000 },   /* R3788  - HPLPF4_1 */ 
+        { 0x00000ECD, 0x0000 },   /* R3789  - HPLPF4_2 */ 
+        { 0x00000EE0, 0x0000 },   /* R3808  - ASRC_ENABLE */ 
+        { 0x00000EE2, 0x0000 },   /* R3810  - ASRC_RATE1 */ 
+        { 0x00000EE3, 0x4000 },   /* R3811  - ASRC_RATE2 */ 
+        { 0x00000EF0, 0x0000 },   /* R3824  - ISRC 1 CTRL 1 */ 
+        { 0x00000EF1, 0x0000 },   /* R3825  - ISRC 1 CTRL 2 */ 
+        { 0x00000EF2, 0x0000 },   /* R3826  - ISRC 1 CTRL 3 */ 
+        { 0x00000EF3, 0x0000 },   /* R3827  - ISRC 2 CTRL 1 */ 
+        { 0x00000EF4, 0x0000 },   /* R3828  - ISRC 2 CTRL 2 */ 
+        { 0x00000EF5, 0x0000 },   /* R3829  - ISRC 2 CTRL 3 */ 
+        { 0x00000EF6, 0x0000 },   /* R3830  - ISRC 3 CTRL 1 */ 
+        { 0x00000EF7, 0x0000 },   /* R3831  - ISRC 3 CTRL 2 */ 
+        { 0x00000EF8, 0x0000 },   /* R3832  - ISRC 3 CTRL 3 */ 
+        { 0x00001100, 0x0010 },   /* R4352  - DSP1 Control 1 */ 
+        { 0x00001101, 0x0000 },   /* R4353  - DSP1 Clocking 1 */ 
+};
+
+static bool wm5102_readable_register(struct device *dev, unsigned int reg)
+{
+        switch (reg) {
+        case ARIZONA_SOFTWARE_RESET:
+        case ARIZONA_DEVICE_REVISION:
+        case ARIZONA_CTRL_IF_SPI_CFG_1:
+        case ARIZONA_CTRL_IF_I2C1_CFG_1:
+        case ARIZONA_CTRL_IF_STATUS_1:
+        case ARIZONA_WRITE_SEQUENCER_CTRL_0:
+        case ARIZONA_WRITE_SEQUENCER_CTRL_1:
+        case ARIZONA_WRITE_SEQUENCER_CTRL_2:
+        case ARIZONA_WRITE_SEQUENCER_PROM:
+        case ARIZONA_TONE_GENERATOR_1:
+        case ARIZONA_TONE_GENERATOR_2:
+        case ARIZONA_TONE_GENERATOR_3:
+        case ARIZONA_TONE_GENERATOR_4:
+        case ARIZONA_TONE_GENERATOR_5:
+        case ARIZONA_PWM_DRIVE_1:
+        case ARIZONA_PWM_DRIVE_2:
+        case ARIZONA_PWM_DRIVE_3:
+        case ARIZONA_WAKE_CONTROL:
+        case ARIZONA_SEQUENCE_CONTROL:
+        case ARIZONA_SAMPLE_RATE_SEQUENCE_SELECT_1:
+        case ARIZONA_SAMPLE_RATE_SEQUENCE_SELECT_2:
+        case ARIZONA_SAMPLE_RATE_SEQUENCE_SELECT_3:
+        case ARIZONA_SAMPLE_RATE_SEQUENCE_SELECT_4:
+        case ARIZONA_ALWAYS_ON_TRIGGERS_SEQUENCE_SELECT_1:
+        case ARIZONA_ALWAYS_ON_TRIGGERS_SEQUENCE_SELECT_2:
+        case ARIZONA_ALWAYS_ON_TRIGGERS_SEQUENCE_SELECT_3:
+        case ARIZONA_ALWAYS_ON_TRIGGERS_SEQUENCE_SELECT_4:
+        case ARIZONA_ALWAYS_ON_TRIGGERS_SEQUENCE_SELECT_5:
+        case ARIZONA_ALWAYS_ON_TRIGGERS_SEQUENCE_SELECT_6:
+        case ARIZONA_COMFORT_NOISE_GENERATOR:
+        case ARIZONA_HAPTICS_CONTROL_1:
+        case ARIZONA_HAPTICS_CONTROL_2:
+        case ARIZONA_HAPTICS_PHASE_1_INTENSITY:
+        case ARIZONA_HAPTICS_PHASE_1_DURATION:
+        case ARIZONA_HAPTICS_PHASE_2_INTENSITY:
+        case ARIZONA_HAPTICS_PHASE_2_DURATION:
+        case ARIZONA_HAPTICS_PHASE_3_INTENSITY:
+        case ARIZONA_HAPTICS_PHASE_3_DURATION:
+        case ARIZONA_HAPTICS_STATUS:
+        case ARIZONA_CLOCK_32K_1:
+        case ARIZONA_SYSTEM_CLOCK_1:
+        case ARIZONA_SAMPLE_RATE_1:
+        case ARIZONA_SAMPLE_RATE_2:
+        case ARIZONA_SAMPLE_RATE_3:
+        case ARIZONA_SAMPLE_RATE_1_STATUS:
+        case ARIZONA_SAMPLE_RATE_2_STATUS:
+        case ARIZONA_SAMPLE_RATE_3_STATUS:
+        case ARIZONA_ASYNC_CLOCK_1:
+        case ARIZONA_ASYNC_SAMPLE_RATE_1:
+        case ARIZONA_ASYNC_SAMPLE_RATE_1_STATUS:
+        case ARIZONA_OUTPUT_SYSTEM_CLOCK:
+        case ARIZONA_OUTPUT_ASYNC_CLOCK:
+        case ARIZONA_RATE_ESTIMATOR_1:
+        case ARIZONA_RATE_ESTIMATOR_2:
+        case ARIZONA_RATE_ESTIMATOR_3:
+        case ARIZONA_RATE_ESTIMATOR_4:
+        case ARIZONA_RATE_ESTIMATOR_5:
+        case ARIZONA_FLL1_CONTROL_1:
+        case ARIZONA_FLL1_CONTROL_2:
+        case ARIZONA_FLL1_CONTROL_3:
+        case ARIZONA_FLL1_CONTROL_4:
+        case ARIZONA_FLL1_CONTROL_5:
+        case ARIZONA_FLL1_CONTROL_6:
+        case ARIZONA_FLL1_LOOP_FILTER_TEST_1:
+        case ARIZONA_FLL1_SYNCHRONISER_1:
+        case ARIZONA_FLL1_SYNCHRONISER_2:
+        case ARIZONA_FLL1_SYNCHRONISER_3:
+        case ARIZONA_FLL1_SYNCHRONISER_4:
+        case ARIZONA_FLL1_SYNCHRONISER_5:
+        case ARIZONA_FLL1_SYNCHRONISER_6:
+        case ARIZONA_FLL1_SPREAD_SPECTRUM:
+        case ARIZONA_FLL1_GPIO_CLOCK:
+        case ARIZONA_FLL2_CONTROL_1:
+        case ARIZONA_FLL2_CONTROL_2:
+        case ARIZONA_FLL2_CONTROL_3:
+        case ARIZONA_FLL2_CONTROL_4:
+        case ARIZONA_FLL2_CONTROL_5:
+        case ARIZONA_FLL2_CONTROL_6:
+        case ARIZONA_FLL2_LOOP_FILTER_TEST_1:
+        case ARIZONA_FLL2_SYNCHRONISER_1:
+        case ARIZONA_FLL2_SYNCHRONISER_2:
+        case ARIZONA_FLL2_SYNCHRONISER_3:
+        case ARIZONA_FLL2_SYNCHRONISER_4:
+        case ARIZONA_FLL2_SYNCHRONISER_5:
+        case ARIZONA_FLL2_SYNCHRONISER_6:
+        case ARIZONA_FLL2_SPREAD_SPECTRUM:
+        case ARIZONA_FLL2_GPIO_CLOCK:
+        case ARIZONA_MIC_CHARGE_PUMP_1:
+        case ARIZONA_LDO1_CONTROL_1:
+        case ARIZONA_LDO2_CONTROL_1:
+        case ARIZONA_MIC_BIAS_CTRL_1:
+        case ARIZONA_MIC_BIAS_CTRL_2:
+        case ARIZONA_MIC_BIAS_CTRL_3:
+        case ARIZONA_ACCESSORY_DETECT_MODE_1:
+        case ARIZONA_HEADPHONE_DETECT_1:
+        case ARIZONA_HEADPHONE_DETECT_2:
+        case ARIZONA_MIC_DETECT_1:
+        case ARIZONA_MIC_DETECT_2:
+        case ARIZONA_MIC_DETECT_3:
+        case ARIZONA_MIC_NOISE_MIX_CONTROL_1:
+        case ARIZONA_ISOLATION_CONTROL:
+        case ARIZONA_JACK_DETECT_ANALOGUE:
+        case ARIZONA_INPUT_ENABLES:
+        case ARIZONA_INPUT_RATE:
+        case ARIZONA_INPUT_VOLUME_RAMP:
+        case ARIZONA_IN1L_CONTROL:
+        case ARIZONA_ADC_DIGITAL_VOLUME_1L:
+        case ARIZONA_DMIC1L_CONTROL:
+        case ARIZONA_IN1R_CONTROL:
+        case ARIZONA_ADC_DIGITAL_VOLUME_1R:
+        case ARIZONA_DMIC1R_CONTROL:
+        case ARIZONA_IN2L_CONTROL:
+        case ARIZONA_ADC_DIGITAL_VOLUME_2L:
+        case ARIZONA_DMIC2L_CONTROL:
+        case ARIZONA_IN2R_CONTROL:
+        case ARIZONA_ADC_DIGITAL_VOLUME_2R:
+        case ARIZONA_DMIC2R_CONTROL:
+        case ARIZONA_IN3L_CONTROL:
+        case ARIZONA_ADC_DIGITAL_VOLUME_3L:
+        case ARIZONA_DMIC3L_CONTROL:
+        case ARIZONA_IN3R_CONTROL:
+        case ARIZONA_ADC_DIGITAL_VOLUME_3R:
+        case ARIZONA_DMIC3R_CONTROL:
+        case ARIZONA_OUTPUT_ENABLES_1:
+        case ARIZONA_OUTPUT_STATUS_1:
+        case ARIZONA_OUTPUT_RATE_1:
+        case ARIZONA_OUTPUT_VOLUME_RAMP:
+        case ARIZONA_OUTPUT_PATH_CONFIG_1L:
+        case ARIZONA_DAC_DIGITAL_VOLUME_1L:
+        case ARIZONA_DAC_VOLUME_LIMIT_1L:
+        case ARIZONA_NOISE_GATE_SELECT_1L:
+        case ARIZONA_OUTPUT_PATH_CONFIG_1R:
+        case ARIZONA_DAC_DIGITAL_VOLUME_1R:
+        case ARIZONA_DAC_VOLUME_LIMIT_1R:
+        case ARIZONA_NOISE_GATE_SELECT_1R:
+        case ARIZONA_OUTPUT_PATH_CONFIG_2L:
+        case ARIZONA_DAC_DIGITAL_VOLUME_2L:
+        case ARIZONA_DAC_VOLUME_LIMIT_2L:
+        case ARIZONA_NOISE_GATE_SELECT_2L:
+        case ARIZONA_OUTPUT_PATH_CONFIG_2R:
+        case ARIZONA_DAC_DIGITAL_VOLUME_2R:
+        case ARIZONA_DAC_VOLUME_LIMIT_2R:
+        case ARIZONA_NOISE_GATE_SELECT_2R:
+        case ARIZONA_OUTPUT_PATH_CONFIG_3L:
+        case ARIZONA_DAC_DIGITAL_VOLUME_3L:
+        case ARIZONA_DAC_VOLUME_LIMIT_3L:
+        case ARIZONA_NOISE_GATE_SELECT_3L:
+        case ARIZONA_OUTPUT_PATH_CONFIG_3R:
+        case ARIZONA_DAC_DIGITAL_VOLUME_3R:
+        case ARIZONA_DAC_VOLUME_LIMIT_3R:
+        case ARIZONA_OUTPUT_PATH_CONFIG_4L:
+        case ARIZONA_DAC_DIGITAL_VOLUME_4L:
+        case ARIZONA_OUT_VOLUME_4L:
+        case ARIZONA_NOISE_GATE_SELECT_4L:
+        case ARIZONA_OUTPUT_PATH_CONFIG_4R:
+        case ARIZONA_DAC_DIGITAL_VOLUME_4R:
+        case ARIZONA_OUT_VOLUME_4R:
+        case ARIZONA_NOISE_GATE_SELECT_4R:
+        case ARIZONA_OUTPUT_PATH_CONFIG_5L:
+        case ARIZONA_DAC_DIGITAL_VOLUME_5L:
+        case ARIZONA_DAC_VOLUME_LIMIT_5L:
+        case ARIZONA_NOISE_GATE_SELECT_5L:
+        case ARIZONA_OUTPUT_PATH_CONFIG_5R:
+        case ARIZONA_DAC_DIGITAL_VOLUME_5R:
+        case ARIZONA_DAC_VOLUME_LIMIT_5R:
+        case ARIZONA_NOISE_GATE_SELECT_5R:
+        case ARIZONA_DAC_AEC_CONTROL_1:
+        case ARIZONA_NOISE_GATE_CONTROL:
+        case ARIZONA_PDM_SPK1_CTRL_1:
+        case ARIZONA_PDM_SPK1_CTRL_2:
+        case ARIZONA_DAC_COMP_1:
+        case ARIZONA_DAC_COMP_2:
+        case ARIZONA_DAC_COMP_3:
+        case ARIZONA_DAC_COMP_4:
+        case ARIZONA_AIF1_BCLK_CTRL:
+        case ARIZONA_AIF1_TX_PIN_CTRL:
+        case ARIZONA_AIF1_RX_PIN_CTRL:
+        case ARIZONA_AIF1_RATE_CTRL:
+        case ARIZONA_AIF1_FORMAT:
+        case ARIZONA_AIF1_TX_BCLK_RATE:
+        case ARIZONA_AIF1_RX_BCLK_RATE:
+        case ARIZONA_AIF1_FRAME_CTRL_1:
+        case ARIZONA_AIF1_FRAME_CTRL_2:
+        case ARIZONA_AIF1_FRAME_CTRL_3:
+        case ARIZONA_AIF1_FRAME_CTRL_4:
+        case ARIZONA_AIF1_FRAME_CTRL_5:
+        case ARIZONA_AIF1_FRAME_CTRL_6:
+        case ARIZONA_AIF1_FRAME_CTRL_7:
+        case ARIZONA_AIF1_FRAME_CTRL_8:
+        case ARIZONA_AIF1_FRAME_CTRL_9:
+        case ARIZONA_AIF1_FRAME_CTRL_10:
+        case ARIZONA_AIF1_FRAME_CTRL_11:
+        case ARIZONA_AIF1_FRAME_CTRL_12:
+        case ARIZONA_AIF1_FRAME_CTRL_13:
+        case ARIZONA_AIF1_FRAME_CTRL_14:
+        case ARIZONA_AIF1_FRAME_CTRL_15:
+        case ARIZONA_AIF1_FRAME_CTRL_16:
+        case ARIZONA_AIF1_FRAME_CTRL_17:
+        case ARIZONA_AIF1_FRAME_CTRL_18:
+        case ARIZONA_AIF1_TX_ENABLES:
+        case ARIZONA_AIF1_RX_ENABLES:
+        case ARIZONA_AIF1_FORCE_WRITE:
+        case ARIZONA_AIF2_BCLK_CTRL:
+        case ARIZONA_AIF2_TX_PIN_CTRL:
+        case ARIZONA_AIF2_RX_PIN_CTRL:
+        case ARIZONA_AIF2_RATE_CTRL:
+        case ARIZONA_AIF2_FORMAT:
+        case ARIZONA_AIF2_TX_BCLK_RATE:
+        case ARIZONA_AIF2_RX_BCLK_RATE:
+        case ARIZONA_AIF2_FRAME_CTRL_1:
+        case ARIZONA_AIF2_FRAME_CTRL_2:
+        case ARIZONA_AIF2_FRAME_CTRL_3:
+        case ARIZONA_AIF2_FRAME_CTRL_4:
+        case ARIZONA_AIF2_FRAME_CTRL_11:
+        case ARIZONA_AIF2_FRAME_CTRL_12:
+        case ARIZONA_AIF2_TX_ENABLES:
+        case ARIZONA_AIF2_RX_ENABLES:
+        case ARIZONA_AIF2_FORCE_WRITE:
+        case ARIZONA_AIF3_BCLK_CTRL:
+        case ARIZONA_AIF3_TX_PIN_CTRL:
+        case ARIZONA_AIF3_RX_PIN_CTRL:
+        case ARIZONA_AIF3_RATE_CTRL:
+        case ARIZONA_AIF3_FORMAT:
+        case ARIZONA_AIF3_TX_BCLK_RATE:
+        case ARIZONA_AIF3_RX_BCLK_RATE:
+        case ARIZONA_AIF3_FRAME_CTRL_1:
+        case ARIZONA_AIF3_FRAME_CTRL_2:
+        case ARIZONA_AIF3_FRAME_CTRL_3:
+        case ARIZONA_AIF3_FRAME_CTRL_4:
+        case ARIZONA_AIF3_FRAME_CTRL_11:
+        case ARIZONA_AIF3_FRAME_CTRL_12:
+        case ARIZONA_AIF3_TX_ENABLES:
+        case ARIZONA_AIF3_RX_ENABLES:
+        case ARIZONA_AIF3_FORCE_WRITE:
+        case ARIZONA_SLIMBUS_FRAMER_REF_GEAR:
+        case ARIZONA_SLIMBUS_RATES_1:
+        case ARIZONA_SLIMBUS_RATES_2:
+        case ARIZONA_SLIMBUS_RATES_3:
+        case ARIZONA_SLIMBUS_RATES_4:
+        case ARIZONA_SLIMBUS_RATES_5:
+        case ARIZONA_SLIMBUS_RATES_6:
+        case ARIZONA_SLIMBUS_RATES_7:
+        case ARIZONA_SLIMBUS_RATES_8:
+        case ARIZONA_SLIMBUS_RX_CHANNEL_ENABLE:
+        case ARIZONA_SLIMBUS_TX_CHANNEL_ENABLE:
+        case ARIZONA_SLIMBUS_RX_PORT_STATUS:
+        case ARIZONA_SLIMBUS_TX_PORT_STATUS:
+        case ARIZONA_PWM1MIX_INPUT_1_SOURCE:
+        case ARIZONA_PWM1MIX_INPUT_1_VOLUME:
+        case ARIZONA_PWM1MIX_INPUT_2_SOURCE:
+        case ARIZONA_PWM1MIX_INPUT_2_VOLUME:
+        case ARIZONA_PWM1MIX_INPUT_3_SOURCE:
+        case ARIZONA_PWM1MIX_INPUT_3_VOLUME:
+        case ARIZONA_PWM1MIX_INPUT_4_SOURCE:
+        case ARIZONA_PWM1MIX_INPUT_4_VOLUME:
+        case ARIZONA_PWM2MIX_INPUT_1_SOURCE:
+        case ARIZONA_PWM2MIX_INPUT_1_VOLUME:
+        case ARIZONA_PWM2MIX_INPUT_2_SOURCE:
+        case ARIZONA_PWM2MIX_INPUT_2_VOLUME:
+        case ARIZONA_PWM2MIX_INPUT_3_SOURCE:
+        case ARIZONA_PWM2MIX_INPUT_3_VOLUME:
+        case ARIZONA_PWM2MIX_INPUT_4_SOURCE:
+        case ARIZONA_PWM2MIX_INPUT_4_VOLUME:
+        case ARIZONA_MICMIX_INPUT_1_SOURCE:
+        case ARIZONA_MICMIX_INPUT_1_VOLUME:
+        case ARIZONA_MICMIX_INPUT_2_SOURCE:
+        case ARIZONA_MICMIX_INPUT_2_VOLUME:
+        case ARIZONA_MICMIX_INPUT_3_SOURCE:
+        case ARIZONA_MICMIX_INPUT_3_VOLUME:
+        case ARIZONA_MICMIX_INPUT_4_SOURCE:
+        case ARIZONA_MICMIX_INPUT_4_VOLUME:
+        case ARIZONA_NOISEMIX_INPUT_1_SOURCE:
+        case ARIZONA_NOISEMIX_INPUT_1_VOLUME:
+        case ARIZONA_NOISEMIX_INPUT_2_SOURCE:
+        case ARIZONA_NOISEMIX_INPUT_2_VOLUME:
+        case ARIZONA_NOISEMIX_INPUT_3_SOURCE:
+        case ARIZONA_NOISEMIX_INPUT_3_VOLUME:
+        case ARIZONA_NOISEMIX_INPUT_4_SOURCE:
+        case ARIZONA_NOISEMIX_INPUT_4_VOLUME:
+        case ARIZONA_OUT1LMIX_INPUT_1_SOURCE:
+        case ARIZONA_OUT1LMIX_INPUT_1_VOLUME:
+        case ARIZONA_OUT1LMIX_INPUT_2_SOURCE:
+        case ARIZONA_OUT1LMIX_INPUT_2_VOLUME:
+        case ARIZONA_OUT1LMIX_INPUT_3_SOURCE:
+        case ARIZONA_OUT1LMIX_INPUT_3_VOLUME:
+        case ARIZONA_OUT1LMIX_INPUT_4_SOURCE:
+        case ARIZONA_OUT1LMIX_INPUT_4_VOLUME:
+        case ARIZONA_OUT1RMIX_INPUT_1_SOURCE:
+        case ARIZONA_OUT1RMIX_INPUT_1_VOLUME:
+        case ARIZONA_OUT1RMIX_INPUT_2_SOURCE:
+        case ARIZONA_OUT1RMIX_INPUT_2_VOLUME:
+        case ARIZONA_OUT1RMIX_INPUT_3_SOURCE:
+        case ARIZONA_OUT1RMIX_INPUT_3_VOLUME:
+        case ARIZONA_OUT1RMIX_INPUT_4_SOURCE:
+        case ARIZONA_OUT1RMIX_INPUT_4_VOLUME:
+        case ARIZONA_OUT2LMIX_INPUT_1_SOURCE:
+        case ARIZONA_OUT2LMIX_INPUT_1_VOLUME:
+        case ARIZONA_OUT2LMIX_INPUT_2_SOURCE:
+        case ARIZONA_OUT2LMIX_INPUT_2_VOLUME:
+        case ARIZONA_OUT2LMIX_INPUT_3_SOURCE:
+        case ARIZONA_OUT2LMIX_INPUT_3_VOLUME:
+        case ARIZONA_OUT2LMIX_INPUT_4_SOURCE:
+        case ARIZONA_OUT2LMIX_INPUT_4_VOLUME:
+        case ARIZONA_OUT2RMIX_INPUT_1_SOURCE:
+        case ARIZONA_OUT2RMIX_INPUT_1_VOLUME:
+        case ARIZONA_OUT2RMIX_INPUT_2_SOURCE:
+        case ARIZONA_OUT2RMIX_INPUT_2_VOLUME:
+        case ARIZONA_OUT2RMIX_INPUT_3_SOURCE:
+        case ARIZONA_OUT2RMIX_INPUT_3_VOLUME:
+        case ARIZONA_OUT2RMIX_INPUT_4_SOURCE:
+        case ARIZONA_OUT2RMIX_INPUT_4_VOLUME:
+        case ARIZONA_OUT3LMIX_INPUT_1_SOURCE:
+        case ARIZONA_OUT3LMIX_INPUT_1_VOLUME:
+        case ARIZONA_OUT3LMIX_INPUT_2_SOURCE:
+        case ARIZONA_OUT3LMIX_INPUT_2_VOLUME:
+        case ARIZONA_OUT3LMIX_INPUT_3_SOURCE:
+        case ARIZONA_OUT3LMIX_INPUT_3_VOLUME:
+        case ARIZONA_OUT3LMIX_INPUT_4_SOURCE:
+        case ARIZONA_OUT3LMIX_INPUT_4_VOLUME:
+        case ARIZONA_OUT4LMIX_INPUT_1_SOURCE:
+        case ARIZONA_OUT4LMIX_INPUT_1_VOLUME:
+        case ARIZONA_OUT4LMIX_INPUT_2_SOURCE:
+        case ARIZONA_OUT4LMIX_INPUT_2_VOLUME:
+        case ARIZONA_OUT4LMIX_INPUT_3_SOURCE:
+        case ARIZONA_OUT4LMIX_INPUT_3_VOLUME:
+        case ARIZONA_OUT4LMIX_INPUT_4_SOURCE:
+        case ARIZONA_OUT4LMIX_INPUT_4_VOLUME:
+        case ARIZONA_OUT4RMIX_INPUT_1_SOURCE:
+        case ARIZONA_OUT4RMIX_INPUT_1_VOLUME:
+        case ARIZONA_OUT4RMIX_INPUT_2_SOURCE:
+        case ARIZONA_OUT4RMIX_INPUT_2_VOLUME:
+        case ARIZONA_OUT4RMIX_INPUT_3_SOURCE:
+        case ARIZONA_OUT4RMIX_INPUT_3_VOLUME:
+        case ARIZONA_OUT4RMIX_INPUT_4_SOURCE:
+        case ARIZONA_OUT4RMIX_INPUT_4_VOLUME:
+        case ARIZONA_OUT5LMIX_INPUT_1_SOURCE:
+        case ARIZONA_OUT5LMIX_INPUT_1_VOLUME:
+        case ARIZONA_OUT5LMIX_INPUT_2_SOURCE:
+        case ARIZONA_OUT5LMIX_INPUT_2_VOLUME:
+        case ARIZONA_OUT5LMIX_INPUT_3_SOURCE:
+        case ARIZONA_OUT5LMIX_INPUT_3_VOLUME:
+        case ARIZONA_OUT5LMIX_INPUT_4_SOURCE:
+        case ARIZONA_OUT5LMIX_INPUT_4_VOLUME:
+        case ARIZONA_OUT5RMIX_INPUT_1_SOURCE:
+        case ARIZONA_OUT5RMIX_INPUT_1_VOLUME:
+        case ARIZONA_OUT5RMIX_INPUT_2_SOURCE:
+        case ARIZONA_OUT5RMIX_INPUT_2_VOLUME:
+        case ARIZONA_OUT5RMIX_INPUT_3_SOURCE:
+        case ARIZONA_OUT5RMIX_INPUT_3_VOLUME:
+        case ARIZONA_OUT5RMIX_INPUT_4_SOURCE:
+        case ARIZONA_OUT5RMIX_INPUT_4_VOLUME:
+        case ARIZONA_AIF1TX1MIX_INPUT_1_SOURCE:
+        case ARIZONA_AIF1TX1MIX_INPUT_1_VOLUME:
+        case ARIZONA_AIF1TX1MIX_INPUT_2_SOURCE:
+        case ARIZONA_AIF1TX1MIX_INPUT_2_VOLUME:
+        case ARIZONA_AIF1TX1MIX_INPUT_3_SOURCE:
+        case ARIZONA_AIF1TX1MIX_INPUT_3_VOLUME:
+        case ARIZONA_AIF1TX1MIX_INPUT_4_SOURCE:
+        case ARIZONA_AIF1TX1MIX_INPUT_4_VOLUME:
+        case ARIZONA_AIF1TX2MIX_INPUT_1_SOURCE:
+        case ARIZONA_AIF1TX2MIX_INPUT_1_VOLUME:
+        case ARIZONA_AIF1TX2MIX_INPUT_2_SOURCE:
+        case ARIZONA_AIF1TX2MIX_INPUT_2_VOLUME:
+        case ARIZONA_AIF1TX2MIX_INPUT_3_SOURCE:
+        case ARIZONA_AIF1TX2MIX_INPUT_3_VOLUME:
+        case ARIZONA_AIF1TX2MIX_INPUT_4_SOURCE:
+        case ARIZONA_AIF1TX2MIX_INPUT_4_VOLUME:
+        case ARIZONA_AIF1TX3MIX_INPUT_1_SOURCE:
+        case ARIZONA_AIF1TX3MIX_INPUT_1_VOLUME:
+        case ARIZONA_AIF1TX3MIX_INPUT_2_SOURCE:
+        case ARIZONA_AIF1TX3MIX_INPUT_2_VOLUME:
+        case ARIZONA_AIF1TX3MIX_INPUT_3_SOURCE:
+        case ARIZONA_AIF1TX3MIX_INPUT_3_VOLUME:
+        case ARIZONA_AIF1TX3MIX_INPUT_4_SOURCE:
+        case ARIZONA_AIF1TX3MIX_INPUT_4_VOLUME:
+        case ARIZONA_AIF1TX4MIX_INPUT_1_SOURCE:
+        case ARIZONA_AIF1TX4MIX_INPUT_1_VOLUME:
+        case ARIZONA_AIF1TX4MIX_INPUT_2_SOURCE:
+        case ARIZONA_AIF1TX4MIX_INPUT_2_VOLUME:
+        case ARIZONA_AIF1TX4MIX_INPUT_3_SOURCE:
+        case ARIZONA_AIF1TX4MIX_INPUT_3_VOLUME:
+        case ARIZONA_AIF1TX4MIX_INPUT_4_SOURCE:
+        case ARIZONA_AIF1TX4MIX_INPUT_4_VOLUME:
+        case ARIZONA_AIF1TX5MIX_INPUT_1_SOURCE:
+        case ARIZONA_AIF1TX5MIX_INPUT_1_VOLUME:
+        case ARIZONA_AIF1TX5MIX_INPUT_2_SOURCE:
+        case ARIZONA_AIF1TX5MIX_INPUT_2_VOLUME:
+        case ARIZONA_AIF1TX5MIX_INPUT_3_SOURCE:
+        case ARIZONA_AIF1TX5MIX_INPUT_3_VOLUME:
+        case ARIZONA_AIF1TX5MIX_INPUT_4_SOURCE:
+        case ARIZONA_AIF1TX5MIX_INPUT_4_VOLUME:
+        case ARIZONA_AIF1TX6MIX_INPUT_1_SOURCE:
+        case ARIZONA_AIF1TX6MIX_INPUT_1_VOLUME:
+        case ARIZONA_AIF1TX6MIX_INPUT_2_SOURCE:
+        case ARIZONA_AIF1TX6MIX_INPUT_2_VOLUME:
+        case ARIZONA_AIF1TX6MIX_INPUT_3_SOURCE:
+        case ARIZONA_AIF1TX6MIX_INPUT_3_VOLUME:
+        case ARIZONA_AIF1TX6MIX_INPUT_4_SOURCE:
+        case ARIZONA_AIF1TX6MIX_INPUT_4_VOLUME:
+        case ARIZONA_AIF1TX7MIX_INPUT_1_SOURCE:
+        case ARIZONA_AIF1TX7MIX_INPUT_1_VOLUME:
+        case ARIZONA_AIF1TX7MIX_INPUT_2_SOURCE:
+        case ARIZONA_AIF1TX7MIX_INPUT_2_VOLUME:
+        case ARIZONA_AIF1TX7MIX_INPUT_3_SOURCE:
+        case ARIZONA_AIF1TX7MIX_INPUT_3_VOLUME:
+        case ARIZONA_AIF1TX7MIX_INPUT_4_SOURCE:
+        case ARIZONA_AIF1TX7MIX_INPUT_4_VOLUME:
+        case ARIZONA_AIF1TX8MIX_INPUT_1_SOURCE:
+        case ARIZONA_AIF1TX8MIX_INPUT_1_VOLUME:
+        case ARIZONA_AIF1TX8MIX_INPUT_2_SOURCE:
+        case ARIZONA_AIF1TX8MIX_INPUT_2_VOLUME:
+        case ARIZONA_AIF1TX8MIX_INPUT_3_SOURCE:
+        case ARIZONA_AIF1TX8MIX_INPUT_3_VOLUME:
+        case ARIZONA_AIF1TX8MIX_INPUT_4_SOURCE:
+        case ARIZONA_AIF1TX8MIX_INPUT_4_VOLUME:
+        case ARIZONA_AIF2TX1MIX_INPUT_1_SOURCE:
+        case ARIZONA_AIF2TX1MIX_INPUT_1_VOLUME:
+        case ARIZONA_AIF2TX1MIX_INPUT_2_SOURCE:
+        case ARIZONA_AIF2TX1MIX_INPUT_2_VOLUME:
+        case ARIZONA_AIF2TX1MIX_INPUT_3_SOURCE:
+        case ARIZONA_AIF2TX1MIX_INPUT_3_VOLUME:
+        case ARIZONA_AIF2TX1MIX_INPUT_4_SOURCE:
+        case ARIZONA_AIF2TX1MIX_INPUT_4_VOLUME:
+        case ARIZONA_AIF2TX2MIX_INPUT_1_SOURCE:
+        case ARIZONA_AIF2TX2MIX_INPUT_1_VOLUME:
+        case ARIZONA_AIF2TX2MIX_INPUT_2_SOURCE:
+        case ARIZONA_AIF2TX2MIX_INPUT_2_VOLUME:
+        case ARIZONA_AIF2TX2MIX_INPUT_3_SOURCE:
+        case ARIZONA_AIF2TX2MIX_INPUT_3_VOLUME:
+        case ARIZONA_AIF2TX2MIX_INPUT_4_SOURCE:
+        case ARIZONA_AIF2TX2MIX_INPUT_4_VOLUME:
+        case ARIZONA_AIF3TX1MIX_INPUT_1_SOURCE:
+        case ARIZONA_AIF3TX1MIX_INPUT_1_VOLUME:
+        case ARIZONA_AIF3TX1MIX_INPUT_2_SOURCE:
+        case ARIZONA_AIF3TX1MIX_INPUT_2_VOLUME:
+        case ARIZONA_AIF3TX1MIX_INPUT_3_SOURCE:
+        case ARIZONA_AIF3TX1MIX_INPUT_3_VOLUME:
+        case ARIZONA_AIF3TX1MIX_INPUT_4_SOURCE:
+        case ARIZONA_AIF3TX1MIX_INPUT_4_VOLUME:
+        case ARIZONA_AIF3TX2MIX_INPUT_1_SOURCE:
+        case ARIZONA_AIF3TX2MIX_INPUT_1_VOLUME:
+        case ARIZONA_AIF3TX2MIX_INPUT_2_SOURCE:
+        case ARIZONA_AIF3TX2MIX_INPUT_2_VOLUME:
+        case ARIZONA_AIF3TX2MIX_INPUT_3_SOURCE:
+        case ARIZONA_AIF3TX2MIX_INPUT_3_VOLUME:
+        case ARIZONA_AIF3TX2MIX_INPUT_4_SOURCE:
+        case ARIZONA_AIF3TX2MIX_INPUT_4_VOLUME:
+        case ARIZONA_SLIMTX1MIX_INPUT_1_SOURCE:
+        case ARIZONA_SLIMTX1MIX_INPUT_1_VOLUME:
+        case ARIZONA_SLIMTX1MIX_INPUT_2_SOURCE:
+        case ARIZONA_SLIMTX1MIX_INPUT_2_VOLUME:
+        case ARIZONA_SLIMTX1MIX_INPUT_3_SOURCE:
+        case ARIZONA_SLIMTX1MIX_INPUT_3_VOLUME:
+        case ARIZONA_SLIMTX1MIX_INPUT_4_SOURCE:
+        case ARIZONA_SLIMTX1MIX_INPUT_4_VOLUME:
+        case ARIZONA_SLIMTX2MIX_INPUT_1_SOURCE:
+        case ARIZONA_SLIMTX2MIX_INPUT_1_VOLUME:
+        case ARIZONA_SLIMTX2MIX_INPUT_2_SOURCE:
+        case ARIZONA_SLIMTX2MIX_INPUT_2_VOLUME:
+        case ARIZONA_SLIMTX2MIX_INPUT_3_SOURCE:
+        case ARIZONA_SLIMTX2MIX_INPUT_3_VOLUME:
+        case ARIZONA_SLIMTX2MIX_INPUT_4_SOURCE:
+        case ARIZONA_SLIMTX2MIX_INPUT_4_VOLUME:
+        case ARIZONA_SLIMTX3MIX_INPUT_1_SOURCE:
+        case ARIZONA_SLIMTX3MIX_INPUT_1_VOLUME:
+        case ARIZONA_SLIMTX3MIX_INPUT_2_SOURCE:
+        case ARIZONA_SLIMTX3MIX_INPUT_2_VOLUME:
+        case ARIZONA_SLIMTX3MIX_INPUT_3_SOURCE:
+        case ARIZONA_SLIMTX3MIX_INPUT_3_VOLUME:
+        case ARIZONA_SLIMTX3MIX_INPUT_4_SOURCE:
+        case ARIZONA_SLIMTX3MIX_INPUT_4_VOLUME:
+        case ARIZONA_SLIMTX4MIX_INPUT_1_SOURCE:
+        case ARIZONA_SLIMTX4MIX_INPUT_1_VOLUME:
+        case ARIZONA_SLIMTX4MIX_INPUT_2_SOURCE:
+        case ARIZONA_SLIMTX4MIX_INPUT_2_VOLUME:
+        case ARIZONA_SLIMTX4MIX_INPUT_3_SOURCE:
+        case ARIZONA_SLIMTX4MIX_INPUT_3_VOLUME:
+        case ARIZONA_SLIMTX4MIX_INPUT_4_SOURCE:
+        case ARIZONA_SLIMTX4MIX_INPUT_4_VOLUME:
+        case ARIZONA_SLIMTX5MIX_INPUT_1_SOURCE:
+        case ARIZONA_SLIMTX5MIX_INPUT_1_VOLUME:
+        case ARIZONA_SLIMTX5MIX_INPUT_2_SOURCE:
+        case ARIZONA_SLIMTX5MIX_INPUT_2_VOLUME:
+        case ARIZONA_SLIMTX5MIX_INPUT_3_SOURCE:
+        case ARIZONA_SLIMTX5MIX_INPUT_3_VOLUME:
+        case ARIZONA_SLIMTX5MIX_INPUT_4_SOURCE:
+        case ARIZONA_SLIMTX5MIX_INPUT_4_VOLUME:
+        case ARIZONA_SLIMTX6MIX_INPUT_1_SOURCE:
+        case ARIZONA_SLIMTX6MIX_INPUT_1_VOLUME:
+        case ARIZONA_SLIMTX6MIX_INPUT_2_SOURCE:
+        case ARIZONA_SLIMTX6MIX_INPUT_2_VOLUME:
+        case ARIZONA_SLIMTX6MIX_INPUT_3_SOURCE:
+        case ARIZONA_SLIMTX6MIX_INPUT_3_VOLUME:
+        case ARIZONA_SLIMTX6MIX_INPUT_4_SOURCE:
+        case ARIZONA_SLIMTX6MIX_INPUT_4_VOLUME:
+        case ARIZONA_SLIMTX7MIX_INPUT_1_SOURCE:
+        case ARIZONA_SLIMTX7MIX_INPUT_1_VOLUME:
+        case ARIZONA_SLIMTX7MIX_INPUT_2_SOURCE:
+        case ARIZONA_SLIMTX7MIX_INPUT_2_VOLUME:
+        case ARIZONA_SLIMTX7MIX_INPUT_3_SOURCE:
+        case ARIZONA_SLIMTX7MIX_INPUT_3_VOLUME:
+        case ARIZONA_SLIMTX7MIX_INPUT_4_SOURCE:
+        case ARIZONA_SLIMTX7MIX_INPUT_4_VOLUME:
+        case ARIZONA_SLIMTX8MIX_INPUT_1_SOURCE:
+        case ARIZONA_SLIMTX8MIX_INPUT_1_VOLUME:
+        case ARIZONA_SLIMTX8MIX_INPUT_2_SOURCE:
+        case ARIZONA_SLIMTX8MIX_INPUT_2_VOLUME:
+        case ARIZONA_SLIMTX8MIX_INPUT_3_SOURCE:
+        case ARIZONA_SLIMTX8MIX_INPUT_3_VOLUME:
+        case ARIZONA_SLIMTX8MIX_INPUT_4_SOURCE:
+        case ARIZONA_SLIMTX8MIX_INPUT_4_VOLUME:
+        case ARIZONA_EQ1MIX_INPUT_1_SOURCE:
+        case ARIZONA_EQ1MIX_INPUT_1_VOLUME:
+        case ARIZONA_EQ1MIX_INPUT_2_SOURCE:
+        case ARIZONA_EQ1MIX_INPUT_2_VOLUME:
+        case ARIZONA_EQ1MIX_INPUT_3_SOURCE:
+        case ARIZONA_EQ1MIX_INPUT_3_VOLUME:
+        case ARIZONA_EQ1MIX_INPUT_4_SOURCE:
+        case ARIZONA_EQ1MIX_INPUT_4_VOLUME:
+        case ARIZONA_EQ2MIX_INPUT_1_SOURCE:
+        case ARIZONA_EQ2MIX_INPUT_1_VOLUME:
+        case ARIZONA_EQ2MIX_INPUT_2_SOURCE:
+        case ARIZONA_EQ2MIX_INPUT_2_VOLUME:
+        case ARIZONA_EQ2MIX_INPUT_3_SOURCE:
+        case ARIZONA_EQ2MIX_INPUT_3_VOLUME:
+        case ARIZONA_EQ2MIX_INPUT_4_SOURCE:
+        case ARIZONA_EQ2MIX_INPUT_4_VOLUME:
+        case ARIZONA_EQ3MIX_INPUT_1_SOURCE:
+        case ARIZONA_EQ3MIX_INPUT_1_VOLUME:
+        case ARIZONA_EQ3MIX_INPUT_2_SOURCE:
+        case ARIZONA_EQ3MIX_INPUT_2_VOLUME:
+        case ARIZONA_EQ3MIX_INPUT_3_SOURCE:
+        case ARIZONA_EQ3MIX_INPUT_3_VOLUME:
+        case ARIZONA_EQ3MIX_INPUT_4_SOURCE:
+        case ARIZONA_EQ3MIX_INPUT_4_VOLUME:
+        case ARIZONA_EQ4MIX_INPUT_1_SOURCE:
+        case ARIZONA_EQ4MIX_INPUT_1_VOLUME:
+        case ARIZONA_EQ4MIX_INPUT_2_SOURCE:
+        case ARIZONA_EQ4MIX_INPUT_2_VOLUME:
+        case ARIZONA_EQ4MIX_INPUT_3_SOURCE:
+        case ARIZONA_EQ4MIX_INPUT_3_VOLUME:
+        case ARIZONA_EQ4MIX_INPUT_4_SOURCE:
+        case ARIZONA_EQ4MIX_INPUT_4_VOLUME:
+        case ARIZONA_DRC1LMIX_INPUT_1_SOURCE:
+        case ARIZONA_DRC1LMIX_INPUT_1_VOLUME:
+        case ARIZONA_DRC1LMIX_INPUT_2_SOURCE:
+        case ARIZONA_DRC1LMIX_INPUT_2_VOLUME:
+        case ARIZONA_DRC1LMIX_INPUT_3_SOURCE:
+        case ARIZONA_DRC1LMIX_INPUT_3_VOLUME:
+        case ARIZONA_DRC1LMIX_INPUT_4_SOURCE:
+        case ARIZONA_DRC1LMIX_INPUT_4_VOLUME:
+        case ARIZONA_DRC1RMIX_INPUT_1_SOURCE:
+        case ARIZONA_DRC1RMIX_INPUT_1_VOLUME:
+        case ARIZONA_DRC1RMIX_INPUT_2_SOURCE:
+        case ARIZONA_DRC1RMIX_INPUT_2_VOLUME:
+        case ARIZONA_DRC1RMIX_INPUT_3_SOURCE:
+        case ARIZONA_DRC1RMIX_INPUT_3_VOLUME:
+        case ARIZONA_DRC1RMIX_INPUT_4_SOURCE:
+        case ARIZONA_DRC1RMIX_INPUT_4_VOLUME:
+        case ARIZONA_DRC2LMIX_INPUT_1_SOURCE:
+        case ARIZONA_DRC2LMIX_INPUT_1_VOLUME:
+        case ARIZONA_DRC2LMIX_INPUT_2_SOURCE:
+        case ARIZONA_DRC2LMIX_INPUT_2_VOLUME:
+        case ARIZONA_DRC2LMIX_INPUT_3_SOURCE:
+        case ARIZONA_DRC2LMIX_INPUT_3_VOLUME:
+        case ARIZONA_DRC2LMIX_INPUT_4_SOURCE:
+        case ARIZONA_DRC2LMIX_INPUT_4_VOLUME:
+        case ARIZONA_DRC2RMIX_INPUT_1_SOURCE:
+        case ARIZONA_DRC2RMIX_INPUT_1_VOLUME:
+        case ARIZONA_DRC2RMIX_INPUT_2_SOURCE:
+        case ARIZONA_DRC2RMIX_INPUT_2_VOLUME:
+        case ARIZONA_DRC2RMIX_INPUT_3_SOURCE:
+        case ARIZONA_DRC2RMIX_INPUT_3_VOLUME:
+        case ARIZONA_DRC2RMIX_INPUT_4_SOURCE:
+        case ARIZONA_DRC2RMIX_INPUT_4_VOLUME:
+        case ARIZONA_HPLP1MIX_INPUT_1_SOURCE:
+        case ARIZONA_HPLP1MIX_INPUT_1_VOLUME:
+        case ARIZONA_HPLP1MIX_INPUT_2_SOURCE:
+        case ARIZONA_HPLP1MIX_INPUT_2_VOLUME:
+        case ARIZONA_HPLP1MIX_INPUT_3_SOURCE:
+        case ARIZONA_HPLP1MIX_INPUT_3_VOLUME:
+        case ARIZONA_HPLP1MIX_INPUT_4_SOURCE:
+        case ARIZONA_HPLP1MIX_INPUT_4_VOLUME:
+        case ARIZONA_HPLP2MIX_INPUT_1_SOURCE:
+        case ARIZONA_HPLP2MIX_INPUT_1_VOLUME:
+        case ARIZONA_HPLP2MIX_INPUT_2_SOURCE:
+        case ARIZONA_HPLP2MIX_INPUT_2_VOLUME:
+        case ARIZONA_HPLP2MIX_INPUT_3_SOURCE:
+        case ARIZONA_HPLP2MIX_INPUT_3_VOLUME:
+        case ARIZONA_HPLP2MIX_INPUT_4_SOURCE:
+        case ARIZONA_HPLP2MIX_INPUT_4_VOLUME:
+        case ARIZONA_HPLP3MIX_INPUT_1_SOURCE:
+        case ARIZONA_HPLP3MIX_INPUT_1_VOLUME:
+        case ARIZONA_HPLP3MIX_INPUT_2_SOURCE:
+        case ARIZONA_HPLP3MIX_INPUT_2_VOLUME:
+        case ARIZONA_HPLP3MIX_INPUT_3_SOURCE:
+        case ARIZONA_HPLP3MIX_INPUT_3_VOLUME:
+        case ARIZONA_HPLP3MIX_INPUT_4_SOURCE:
+        case ARIZONA_HPLP3MIX_INPUT_4_VOLUME:
+        case ARIZONA_HPLP4MIX_INPUT_1_SOURCE:
+        case ARIZONA_HPLP4MIX_INPUT_1_VOLUME:
+        case ARIZONA_HPLP4MIX_INPUT_2_SOURCE:
+        case ARIZONA_HPLP4MIX_INPUT_2_VOLUME:
+        case ARIZONA_HPLP4MIX_INPUT_3_SOURCE:
+        case ARIZONA_HPLP4MIX_INPUT_3_VOLUME:
+        case ARIZONA_HPLP4MIX_INPUT_4_SOURCE:
+        case ARIZONA_HPLP4MIX_INPUT_4_VOLUME:
+        case ARIZONA_DSP1LMIX_INPUT_1_SOURCE:
+        case ARIZONA_DSP1LMIX_INPUT_1_VOLUME:
+        case ARIZONA_DSP1LMIX_INPUT_2_SOURCE:
+        case ARIZONA_DSP1LMIX_INPUT_2_VOLUME:
+        case ARIZONA_DSP1LMIX_INPUT_3_SOURCE:
+        case ARIZONA_DSP1LMIX_INPUT_3_VOLUME:
+        case ARIZONA_DSP1LMIX_INPUT_4_SOURCE:
+        case ARIZONA_DSP1LMIX_INPUT_4_VOLUME:
+        case ARIZONA_DSP1RMIX_INPUT_1_SOURCE:
+        case ARIZONA_DSP1RMIX_INPUT_1_VOLUME:
+        case ARIZONA_DSP1RMIX_INPUT_2_SOURCE:
+        case ARIZONA_DSP1RMIX_INPUT_2_VOLUME:
+        case ARIZONA_DSP1RMIX_INPUT_3_SOURCE:
+        case ARIZONA_DSP1RMIX_INPUT_3_VOLUME:
+        case ARIZONA_DSP1RMIX_INPUT_4_SOURCE:
+        case ARIZONA_DSP1RMIX_INPUT_4_VOLUME:
+        case ARIZONA_DSP1AUX1MIX_INPUT_1_SOURCE:
+        case ARIZONA_DSP1AUX2MIX_INPUT_1_SOURCE:
+        case ARIZONA_DSP1AUX3MIX_INPUT_1_SOURCE:
+        case ARIZONA_DSP1AUX4MIX_INPUT_1_SOURCE:
+        case ARIZONA_DSP1AUX5MIX_INPUT_1_SOURCE:
+        case ARIZONA_DSP1AUX6MIX_INPUT_1_SOURCE:
+        case ARIZONA_ASRC1LMIX_INPUT_1_SOURCE:
+        case ARIZONA_ASRC1RMIX_INPUT_1_SOURCE:
+        case ARIZONA_ASRC2LMIX_INPUT_1_SOURCE:
+        case ARIZONA_ASRC2RMIX_INPUT_1_SOURCE:
+        case ARIZONA_ISRC1DEC1MIX_INPUT_1_SOURCE:
+        case ARIZONA_ISRC1DEC2MIX_INPUT_1_SOURCE:
+        case ARIZONA_ISRC1INT1MIX_INPUT_1_SOURCE:
+        case ARIZONA_ISRC1INT2MIX_INPUT_1_SOURCE:
+        case ARIZONA_ISRC2DEC1MIX_INPUT_1_SOURCE:
+        case ARIZONA_ISRC2DEC2MIX_INPUT_1_SOURCE:
+        case ARIZONA_ISRC2INT1MIX_INPUT_1_SOURCE:
+        case ARIZONA_ISRC2INT2MIX_INPUT_1_SOURCE:
+        case ARIZONA_GPIO1_CTRL:
+        case ARIZONA_GPIO2_CTRL:
+        case ARIZONA_GPIO3_CTRL:
+        case ARIZONA_GPIO4_CTRL:
+        case ARIZONA_GPIO5_CTRL:
+        case ARIZONA_IRQ_CTRL_1:
+        case ARIZONA_GPIO_DEBOUNCE_CONFIG:
+        case ARIZONA_MISC_PAD_CTRL_1:
+        case ARIZONA_MISC_PAD_CTRL_2:
+        case ARIZONA_MISC_PAD_CTRL_3:
+        case ARIZONA_MISC_PAD_CTRL_4:
+        case ARIZONA_MISC_PAD_CTRL_5:
+        case ARIZONA_MISC_PAD_CTRL_6:
+        case ARIZONA_INTERRUPT_STATUS_1:
+        case ARIZONA_INTERRUPT_STATUS_2:
+        case ARIZONA_INTERRUPT_STATUS_3:
+        case ARIZONA_INTERRUPT_STATUS_4:
+        case ARIZONA_INTERRUPT_STATUS_5:
+        case ARIZONA_INTERRUPT_STATUS_1_MASK:
+        case ARIZONA_INTERRUPT_STATUS_2_MASK:
+        case ARIZONA_INTERRUPT_STATUS_3_MASK:
+        case ARIZONA_INTERRUPT_STATUS_4_MASK:
+        case ARIZONA_INTERRUPT_STATUS_5_MASK:
+        case ARIZONA_INTERRUPT_CONTROL:
+        case ARIZONA_IRQ2_STATUS_1:
+        case ARIZONA_IRQ2_STATUS_2:
+        case ARIZONA_IRQ2_STATUS_3:
+        case ARIZONA_IRQ2_STATUS_4:
+        case ARIZONA_IRQ2_STATUS_5:
+        case ARIZONA_IRQ2_STATUS_1_MASK:
+        case ARIZONA_IRQ2_STATUS_2_MASK:
+        case ARIZONA_IRQ2_STATUS_3_MASK:
+        case ARIZONA_IRQ2_STATUS_4_MASK:
+        case ARIZONA_IRQ2_STATUS_5_MASK:
+        case ARIZONA_IRQ2_CONTROL:
+        case ARIZONA_INTERRUPT_RAW_STATUS_2:
+        case ARIZONA_INTERRUPT_RAW_STATUS_3:
+        case ARIZONA_INTERRUPT_RAW_STATUS_4:
+        case ARIZONA_INTERRUPT_RAW_STATUS_5:
+        case ARIZONA_INTERRUPT_RAW_STATUS_6:
+        case ARIZONA_INTERRUPT_RAW_STATUS_7:
+        case ARIZONA_INTERRUPT_RAW_STATUS_8:
+        case ARIZONA_IRQ_PIN_STATUS:
+        case ARIZONA_ADSP2_IRQ0:
+        case ARIZONA_AOD_WKUP_AND_TRIG:
+        case ARIZONA_AOD_IRQ1:
+        case ARIZONA_AOD_IRQ2:
+        case ARIZONA_AOD_IRQ_MASK_IRQ1:
+        case ARIZONA_AOD_IRQ_MASK_IRQ2:
+        case ARIZONA_AOD_IRQ_RAW_STATUS:
+        case ARIZONA_JACK_DETECT_DEBOUNCE:
+        case ARIZONA_FX_CTRL1:
+        case ARIZONA_FX_CTRL2:
+        case ARIZONA_EQ1_1:
+        case ARIZONA_EQ1_2:
+        case ARIZONA_EQ1_3:
+        case ARIZONA_EQ1_4:
+        case ARIZONA_EQ1_5:
+        case ARIZONA_EQ1_6:
+        case ARIZONA_EQ1_7:
+        case ARIZONA_EQ1_8:
+        case ARIZONA_EQ1_9:
+        case ARIZONA_EQ1_10:
+        case ARIZONA_EQ1_11:
+        case ARIZONA_EQ1_12:
+        case ARIZONA_EQ1_13:
+        case ARIZONA_EQ1_14:
+        case ARIZONA_EQ1_15:
+        case ARIZONA_EQ1_16:
+        case ARIZONA_EQ1_17:
+        case ARIZONA_EQ1_18:
+        case ARIZONA_EQ1_19:
+        case ARIZONA_EQ1_20:
+        case ARIZONA_EQ1_21:
+        case ARIZONA_EQ2_1:
+        case ARIZONA_EQ2_2:
+        case ARIZONA_EQ2_3:
+        case ARIZONA_EQ2_4:
+        case ARIZONA_EQ2_5:
+        case ARIZONA_EQ2_6:
+        case ARIZONA_EQ2_7:
+        case ARIZONA_EQ2_8:
+        case ARIZONA_EQ2_9:
+        case ARIZONA_EQ2_10:
+        case ARIZONA_EQ2_11:
+        case ARIZONA_EQ2_12:
+        case ARIZONA_EQ2_13:
+        case ARIZONA_EQ2_14:
+        case ARIZONA_EQ2_15:
+        case ARIZONA_EQ2_16:
+        case ARIZONA_EQ2_17:
+        case ARIZONA_EQ2_18:
+        case ARIZONA_EQ2_19:
+        case ARIZONA_EQ2_20:
+        case ARIZONA_EQ2_21:
+        case ARIZONA_EQ3_1:
+        case ARIZONA_EQ3_2:
+        case ARIZONA_EQ3_3:
+        case ARIZONA_EQ3_4:
+        case ARIZONA_EQ3_5:
+        case ARIZONA_EQ3_6:
+        case ARIZONA_EQ3_7:
+        case ARIZONA_EQ3_8:
+        case ARIZONA_EQ3_9:
+        case ARIZONA_EQ3_10:
+        case ARIZONA_EQ3_11:
+        case ARIZONA_EQ3_12:
+        case ARIZONA_EQ3_13:
+        case ARIZONA_EQ3_14:
+        case ARIZONA_EQ3_15:
+        case ARIZONA_EQ3_16:
+        case ARIZONA_EQ3_17:
+        case ARIZONA_EQ3_18:
+        case ARIZONA_EQ3_19:
+        case ARIZONA_EQ3_20:
+        case ARIZONA_EQ3_21:
+        case ARIZONA_EQ4_1:
+        case ARIZONA_EQ4_2:
+        case ARIZONA_EQ4_3:
+        case ARIZONA_EQ4_4:
+        case ARIZONA_EQ4_5:
+        case ARIZONA_EQ4_6:
+        case ARIZONA_EQ4_7:
+        case ARIZONA_EQ4_8:
+        case ARIZONA_EQ4_9:
+        case ARIZONA_EQ4_10:
+        case ARIZONA_EQ4_11:
+        case ARIZONA_EQ4_12:
+        case ARIZONA_EQ4_13:
+        case ARIZONA_EQ4_14:
+        case ARIZONA_EQ4_15:
+        case ARIZONA_EQ4_16:
+        case ARIZONA_EQ4_17:
+        case ARIZONA_EQ4_18:
+        case ARIZONA_EQ4_19:
+        case ARIZONA_EQ4_20:
+        case ARIZONA_EQ4_21:
+        case ARIZONA_DRC1_CTRL1:
+        case ARIZONA_DRC1_CTRL2:
+        case ARIZONA_DRC1_CTRL3:
+        case ARIZONA_DRC1_CTRL4:
+        case ARIZONA_DRC1_CTRL5:
+        case ARIZONA_DRC2_CTRL1:
+        case ARIZONA_DRC2_CTRL2:
+        case ARIZONA_DRC2_CTRL3:
+        case ARIZONA_DRC2_CTRL4:
+        case ARIZONA_DRC2_CTRL5:
+        case ARIZONA_HPLPF1_1:
+        case ARIZONA_HPLPF1_2:
+        case ARIZONA_HPLPF2_1:
+        case ARIZONA_HPLPF2_2:
+        case ARIZONA_HPLPF3_1:
+        case ARIZONA_HPLPF3_2:
+        case ARIZONA_HPLPF4_1:
+        case ARIZONA_HPLPF4_2:
+        case ARIZONA_ASRC_ENABLE:
+        case ARIZONA_ASRC_RATE1:
+        case ARIZONA_ASRC_RATE2:
+        case ARIZONA_ISRC_1_CTRL_1:
+        case ARIZONA_ISRC_1_CTRL_2:
+        case ARIZONA_ISRC_1_CTRL_3:
+        case ARIZONA_ISRC_2_CTRL_1:
+        case ARIZONA_ISRC_2_CTRL_2:
+        case ARIZONA_ISRC_2_CTRL_3:
+        case ARIZONA_ISRC_3_CTRL_1:
+        case ARIZONA_ISRC_3_CTRL_2:
+        case ARIZONA_ISRC_3_CTRL_3:
+        case ARIZONA_DSP1_CONTROL_1:
+        case ARIZONA_DSP1_CLOCKING_1:
+        case ARIZONA_DSP1_STATUS_1:
+        case ARIZONA_DSP1_STATUS_2:
+                return true;
+        default:
+                return false;
+        }
+}
+
+static bool wm5102_volatile_register(struct device *dev, unsigned int reg)
+{
+        switch (reg) {
+        case ARIZONA_SOFTWARE_RESET:
+        case ARIZONA_DEVICE_REVISION:
+        case ARIZONA_OUTPUT_STATUS_1:
+        case ARIZONA_SAMPLE_RATE_1_STATUS:
+        case ARIZONA_SAMPLE_RATE_2_STATUS:
+        case ARIZONA_SAMPLE_RATE_3_STATUS:
+        case ARIZONA_HAPTICS_STATUS:
+        case ARIZONA_ASYNC_SAMPLE_RATE_1_STATUS:
+        case ARIZONA_FX_CTRL2:
+        case ARIZONA_INTERRUPT_STATUS_1:
+        case ARIZONA_INTERRUPT_STATUS_2:
+        case ARIZONA_INTERRUPT_STATUS_3:
+        case ARIZONA_INTERRUPT_STATUS_4:
+        case ARIZONA_INTERRUPT_STATUS_5:
+        case ARIZONA_IRQ2_STATUS_1:
+        case ARIZONA_IRQ2_STATUS_2:
+        case ARIZONA_IRQ2_STATUS_3:
+        case ARIZONA_IRQ2_STATUS_4:
+        case ARIZONA_IRQ2_STATUS_5:
+        case ARIZONA_INTERRUPT_RAW_STATUS_2:
+        case ARIZONA_INTERRUPT_RAW_STATUS_3:
+        case ARIZONA_INTERRUPT_RAW_STATUS_4:
+        case ARIZONA_INTERRUPT_RAW_STATUS_5:
+        case ARIZONA_INTERRUPT_RAW_STATUS_6:
+        case ARIZONA_INTERRUPT_RAW_STATUS_7:
+        case ARIZONA_INTERRUPT_RAW_STATUS_8:
+        case ARIZONA_IRQ_PIN_STATUS:
+        case ARIZONA_AOD_WKUP_AND_TRIG:
+        case ARIZONA_AOD_IRQ1:
+        case ARIZONA_AOD_IRQ2:
+        case ARIZONA_AOD_IRQ_RAW_STATUS:
+        case ARIZONA_DSP1_STATUS_1:
+        case ARIZONA_DSP1_STATUS_2:
+        case ARIZONA_HEADPHONE_DETECT_2:
+        case ARIZONA_MIC_DETECT_3:
+                return true;
+        default:
+                return false;
+        }
+}
+
+const struct regmap_config wm5102_spi_regmap = {
+        .reg_bits = 32,
+        .pad_bits = 16,
+        .val_bits = 16,
+
+        .max_register = ARIZONA_DSP1_STATUS_2,
+        .readable_reg = wm5102_readable_register,
+        .volatile_reg = wm5102_volatile_register,
+
+        .cache_type = REGCACHE_RBTREE,
+        .reg_defaults = wm5102_reg_default,
+        .num_reg_defaults = ARRAY_SIZE(wm5102_reg_default),
+};
+EXPORT_SYMBOL_GPL(wm5102_spi_regmap);
+
+const struct regmap_config wm5102_i2c_regmap = {
+        .reg_bits = 32,
+        .val_bits = 16,
+
+        .max_register = ARIZONA_DSP1_STATUS_2,
+        .readable_reg = wm5102_readable_register,
+        .volatile_reg = wm5102_volatile_register,
+
+        .cache_type = REGCACHE_RBTREE,
+        .reg_defaults = wm5102_reg_default,
+        .num_reg_defaults = ARRAY_SIZE(wm5102_reg_default),
+};
+EXPORT_SYMBOL_GPL(wm5102_i2c_regmap);
diff --git a/drivers/mfd/wm5110-tables.c b/drivers/mfd/wm5110-tables.c
new file mode 100644
index 000000000000..bd8782c8896b
--- /dev/null
+++ b/drivers/mfd/wm5110-tables.c
@@ -0,0 +1,2281 @@
+/*
+ * wm5110-tables.c  --  WM5110 data tables
+ *
+ * Copyright 2012 Wolfson Microelectronics plc
+ *
+ * Author: Mark Brown <broonie@opensource.wolfsonmicro.com>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+#include <linux/module.h>
+
+#include <linux/mfd/arizona/core.h>
+#include <linux/mfd/arizona/registers.h>
+
+#include "arizona.h"
+
+#define WM5110_NUM_AOD_ISR 2
+#define WM5110_NUM_ISR 5
+
+static const struct reg_default wm5110_reva_patch[] = {
+        { 0x80, 0x3 },
+        { 0x44, 0x20 },
+        { 0x45, 0x40 },
+        { 0x46, 0x60 },
+        { 0x47, 0x80 },
+        { 0x48, 0xa0 },
+        { 0x51, 0x13 },
+        { 0x52, 0x33 },
+        { 0x53, 0x53 },
+        { 0x54, 0x73 },
+        { 0x55, 0x75 },
+        { 0x56, 0xb3 },
+        { 0x2ef, 0x124 },
+        { 0x2ef, 0x124 },
+        { 0x2f0, 0x124 },
+        { 0x2f0, 0x124 },
+        { 0x2f1, 0x124 },
+        { 0x2f1, 0x124 },
+        { 0x2f2, 0x124 },
+        { 0x2f2, 0x124 },
+        { 0x2f3, 0x124 },
+        { 0x2f3, 0x124 },
+        { 0x2f4, 0x124 },
+        { 0x2f4, 0x124 },
+        { 0x2eb, 0x60 },
+        { 0x2ec, 0x60 },
+        { 0x2ed, 0x60 },
+        { 0xc30, 0x3e3e },
+        { 0xc30, 0x3e3e },
+        { 0xc31, 0x3e },
+        { 0xc32, 0x3e3e },
+        { 0xc32, 0x3e3e },
+        { 0xc33, 0x3e3e },
+        { 0xc33, 0x3e3e },
+        { 0xc34, 0x3e3e },
+        { 0xc34, 0x3e3e },
+        { 0xc35, 0x3e3e },
+        { 0xc35, 0x3e3e },
+        { 0xc36, 0x3e3e },
+        { 0xc36, 0x3e3e },
+        { 0xc37, 0x3e3e },
+        { 0xc37, 0x3e3e },
+        { 0xc38, 0x3e3e },
+        { 0xc38, 0x3e3e },
+        { 0xc30, 0x3e3e },
+        { 0xc30, 0x3e3e },
+        { 0xc39, 0x3e3e },
+        { 0xc39, 0x3e3e },
+        { 0xc3a, 0x3e3e },
+        { 0xc3a, 0x3e3e },
+        { 0xc3b, 0x3e3e },
+        { 0xc3b, 0x3e3e },
+        { 0xc3c, 0x3e },
+        { 0x201, 0x18a5 },
+        { 0x201, 0x18a5 },
+        { 0x201, 0x18a5 },
+        { 0x202, 0x4100 },
+        { 0x460, 0xc00 },
+        { 0x461, 0x8000 },
+        { 0x462, 0xc01 },
+        { 0x463, 0x50f0 },
+        { 0x464, 0xc01 },
+        { 0x465, 0x4820 },
+        { 0x466, 0xc01 },
+        { 0x466, 0xc01 },
+        { 0x467, 0x4040 },
+        { 0x468, 0xc01 },
+        { 0x468, 0xc01 },
+        { 0x469, 0x3940 },
+        { 0x46a, 0xc01 },
+        { 0x46a, 0xc01 },
+        { 0x46a, 0xc01 },
+        { 0x46b, 0x3310 },
+        { 0x46c, 0x801 },
+        { 0x46c, 0x801 },
+        { 0x46d, 0x2d80 },
+        { 0x46e, 0x801 },
+        { 0x46e, 0x801 },
+        { 0x46f, 0x2890 },
+        { 0x470, 0x801 },
+        { 0x470, 0x801 },
+        { 0x471, 0x1990 },
+        { 0x472, 0x801 },
+        { 0x472, 0x801 },
+        { 0x473, 0x1450 },
+        { 0x474, 0x801 },
+        { 0x474, 0x801 },
+        { 0x474, 0x801 },
+        { 0x475, 0x1020 },
+        { 0x476, 0x801 },
+        { 0x476, 0x801 },
+        { 0x476, 0x801 },
+        { 0x477, 0xcd0 },
+        { 0x478, 0x806 },
+        { 0x478, 0x806 },
+        { 0x479, 0xa30 },
+        { 0x47a, 0x806 },
+        { 0x47a, 0x806 },
+        { 0x47b, 0x810 },
+        { 0x47c, 0x80e },
+        { 0x47c, 0x80e },
+        { 0x47d, 0x510 },
+        { 0x47e, 0x81f },
+        { 0x47e, 0x81f },
+        { 0x2DB, 0x0A00 },
+        { 0x2DD, 0x0023 },
+        { 0x2DF, 0x0102 },
+        { 0x80, 0x0 },
+        { 0xC20, 0x0002 },
+        { 0x209, 0x002A },
+};
+
+/* We use a function so we can use ARRAY_SIZE() */
+int wm5110_patch(struct arizona *arizona)
+{
+        switch (arizona->rev) {
+        case 0:
+        case 1:
+                return regmap_register_patch(arizona->regmap,
+                                             wm5110_reva_patch,
+                                             ARRAY_SIZE(wm5110_reva_patch));
+        default:
+                return 0;
+        }
+}
+EXPORT_SYMBOL_GPL(wm5110_patch);
+
+static const struct regmap_irq wm5110_aod_irqs[ARIZONA_NUM_IRQ] = {
+        [ARIZONA_IRQ_GP5_FALL] = { .mask = ARIZONA_GP5_FALL_EINT1 },
+        [ARIZONA_IRQ_GP5_RISE] = { .mask = ARIZONA_GP5_RISE_EINT1 },
+        [ARIZONA_IRQ_JD_FALL] = { .mask = ARIZONA_JD1_FALL_EINT1 },
+        [ARIZONA_IRQ_JD_RISE] = { .mask = ARIZONA_JD1_RISE_EINT1 },
+};
+
+const struct regmap_irq_chip wm5110_aod = {
+        .name = "wm5110 AOD",
+        .status_base = ARIZONA_AOD_IRQ1,
+        .mask_base = ARIZONA_AOD_IRQ_MASK_IRQ1,
+        .ack_base = ARIZONA_AOD_IRQ1,
+        .wake_base = ARIZONA_WAKE_CONTROL,
+        .num_regs = 1,
+        .irqs = wm5110_aod_irqs,
+        .num_irqs = ARRAY_SIZE(wm5110_aod_irqs),
+};
+EXPORT_SYMBOL_GPL(wm5110_aod);
+
+static const struct regmap_irq wm5110_irqs[ARIZONA_NUM_IRQ] = {
+        [ARIZONA_IRQ_GP4] = { .reg_offset = 0, .mask = ARIZONA_GP4_EINT1 },
+        [ARIZONA_IRQ_GP3] = { .reg_offset = 0, .mask = ARIZONA_GP3_EINT1 },
+        [ARIZONA_IRQ_GP2] = { .reg_offset = 0, .mask = ARIZONA_GP2_EINT1 },
+        [ARIZONA_IRQ_GP1] = { .reg_offset = 0, .mask = ARIZONA_GP1_EINT1 },
+
+        [ARIZONA_IRQ_DSP4_RAM_RDY] = {
+                .reg_offset = 1, .mask = ARIZONA_DSP4_RAM_RDY_EINT1
+        },
+        [ARIZONA_IRQ_DSP3_RAM_RDY] = {
+                .reg_offset = 1, .mask = ARIZONA_DSP3_RAM_RDY_EINT1
+        },
+        [ARIZONA_IRQ_DSP2_RAM_RDY] = {
+                .reg_offset = 1, .mask = ARIZONA_DSP2_RAM_RDY_EINT1
+        },
+        [ARIZONA_IRQ_DSP1_RAM_RDY] = {
+                .reg_offset = 1, .mask = ARIZONA_DSP1_RAM_RDY_EINT1
+        },
+        [ARIZONA_IRQ_DSP_IRQ8] = {
+                .reg_offset = 1, .mask = ARIZONA_DSP_IRQ8_EINT1
+        },
+        [ARIZONA_IRQ_DSP_IRQ7] = {
+                .reg_offset = 1, .mask = ARIZONA_DSP_IRQ7_EINT1
+        },
+        [ARIZONA_IRQ_DSP_IRQ6] = {
+                .reg_offset = 1, .mask = ARIZONA_DSP_IRQ6_EINT1
+        },
+        [ARIZONA_IRQ_DSP_IRQ5] = {
+                .reg_offset = 1, .mask = ARIZONA_DSP_IRQ5_EINT1
+        },
+        [ARIZONA_IRQ_DSP_IRQ4] = {
+                .reg_offset = 1, .mask = ARIZONA_DSP_IRQ4_EINT1
+        },
+        [ARIZONA_IRQ_DSP_IRQ3] = {
+                .reg_offset = 1, .mask = ARIZONA_DSP_IRQ3_EINT1
+        },
+        [ARIZONA_IRQ_DSP_IRQ2] = {
+                .reg_offset = 1, .mask = ARIZONA_DSP_IRQ2_EINT1
+        },
+        [ARIZONA_IRQ_DSP_IRQ1] = {
+                .reg_offset = 1, .mask = ARIZONA_DSP_IRQ1_EINT1
+        },
+
+        [ARIZONA_IRQ_SPK_SHUTDOWN_WARN] = {
+                .reg_offset = 2, .mask = ARIZONA_SPK_SHUTDOWN_WARN_EINT1
+        },
+        [ARIZONA_IRQ_SPK_SHUTDOWN] = {
+                .reg_offset = 2, .mask = ARIZONA_SPK_SHUTDOWN_EINT1
+        },
+        [ARIZONA_IRQ_HPDET] = {
+                .reg_offset = 2, .mask = ARIZONA_HPDET_EINT1
+        },
+        [ARIZONA_IRQ_MICDET] = {
+                .reg_offset = 2, .mask = ARIZONA_MICDET_EINT1
+        },
+        [ARIZONA_IRQ_WSEQ_DONE] = {
+                .reg_offset = 2, .mask = ARIZONA_WSEQ_DONE_EINT1
+        },
+        [ARIZONA_IRQ_DRC2_SIG_DET] = {
+                .reg_offset = 2, .mask = ARIZONA_DRC2_SIG_DET_EINT1
+        },
+        [ARIZONA_IRQ_DRC1_SIG_DET] = {
+                .reg_offset = 2, .mask = ARIZONA_DRC1_SIG_DET_EINT1
+        },
+        [ARIZONA_IRQ_ASRC2_LOCK] = {
+                .reg_offset = 2, .mask = ARIZONA_ASRC2_LOCK_EINT1
+        },
+        [ARIZONA_IRQ_ASRC1_LOCK] = {
+                .reg_offset = 2, .mask = ARIZONA_ASRC1_LOCK_EINT1
+        },
+        [ARIZONA_IRQ_UNDERCLOCKED] = {
+                .reg_offset = 2, .mask = ARIZONA_UNDERCLOCKED_EINT1
+        },
+        [ARIZONA_IRQ_OVERCLOCKED] = {
+                .reg_offset = 2, .mask = ARIZONA_OVERCLOCKED_EINT1
+        },
+        [ARIZONA_IRQ_FLL2_LOCK] = {
+                .reg_offset = 2, .mask = ARIZONA_FLL2_LOCK_EINT1
+        },
+        [ARIZONA_IRQ_FLL1_LOCK] = {
+                .reg_offset = 2, .mask = ARIZONA_FLL1_LOCK_EINT1
+        },
+        [ARIZONA_IRQ_CLKGEN_ERR] = {
+                .reg_offset = 2, .mask = ARIZONA_CLKGEN_ERR_EINT1
+        },
+        [ARIZONA_IRQ_CLKGEN_ERR_ASYNC] = {
+                .reg_offset = 2, .mask = ARIZONA_CLKGEN_ERR_ASYNC_EINT1
+        },
+
+        [ARIZONA_IRQ_ASRC_CFG_ERR] = {
+                .reg_offset = 3, .mask = ARIZONA_ASRC_CFG_ERR_EINT1
+        },
+        [ARIZONA_IRQ_AIF3_ERR] = {
+                .reg_offset = 3, .mask = ARIZONA_AIF3_ERR_EINT1
+        },
+        [ARIZONA_IRQ_AIF2_ERR] = {
+                .reg_offset = 3, .mask = ARIZONA_AIF2_ERR_EINT1
+        },
+        [ARIZONA_IRQ_AIF1_ERR] = {
+                .reg_offset = 3, .mask = ARIZONA_AIF1_ERR_EINT1
+        },
+        [ARIZONA_IRQ_CTRLIF_ERR] = {
+                .reg_offset = 3, .mask = ARIZONA_CTRLIF_ERR_EINT1
+        },
+        [ARIZONA_IRQ_MIXER_DROPPED_SAMPLES] = {
+                .reg_offset = 3, .mask = ARIZONA_MIXER_DROPPED_SAMPLE_EINT1
+        },
+        [ARIZONA_IRQ_ASYNC_CLK_ENA_LOW] = {
+                .reg_offset = 3, .mask = ARIZONA_ASYNC_CLK_ENA_LOW_EINT1
+        },
+        [ARIZONA_IRQ_SYSCLK_ENA_LOW] = {
+                .reg_offset = 3, .mask = ARIZONA_SYSCLK_ENA_LOW_EINT1
+        },
+        [ARIZONA_IRQ_ISRC1_CFG_ERR] = {
+                .reg_offset = 3, .mask = ARIZONA_ISRC1_CFG_ERR_EINT1
+        },
+        [ARIZONA_IRQ_ISRC2_CFG_ERR] = {
+                .reg_offset = 3, .mask = ARIZONA_ISRC2_CFG_ERR_EINT1
+        },
+
+        [ARIZONA_IRQ_BOOT_DONE] = {
+                .reg_offset = 4, .mask = ARIZONA_BOOT_DONE_EINT1
+        },
+        [ARIZONA_IRQ_DCS_DAC_DONE] = {
+                .reg_offset = 4, .mask = ARIZONA_DCS_DAC_DONE_EINT1
+        },
+        [ARIZONA_IRQ_DCS_HP_DONE] = {
+                .reg_offset = 4, .mask = ARIZONA_DCS_HP_DONE_EINT1
+        },
+        [ARIZONA_IRQ_FLL2_CLOCK_OK] = {
+                .reg_offset = 4, .mask = ARIZONA_FLL2_CLOCK_OK_EINT1
+        },
+        [ARIZONA_IRQ_FLL1_CLOCK_OK] = {
+                .reg_offset = 4, .mask = ARIZONA_FLL1_CLOCK_OK_EINT1
+        },
+};
+
+const struct regmap_irq_chip wm5110_irq = {
+        .name = "wm5110 IRQ",
+        .status_base = ARIZONA_INTERRUPT_STATUS_1,
+        .mask_base = ARIZONA_INTERRUPT_STATUS_1_MASK,
+        .ack_base = ARIZONA_INTERRUPT_STATUS_1,
+        .num_regs = 5,
+        .irqs = wm5110_irqs,
+        .num_irqs = ARRAY_SIZE(wm5110_irqs),
+};
+EXPORT_SYMBOL_GPL(wm5110_irq);
+
+static const struct reg_default wm5110_reg_default[] = {
+        { 0x00000008, 0x0019 },    /* R8     - Ctrl IF SPI CFG 1 */
+        { 0x00000009, 0x0001 },    /* R9     - Ctrl IF I2C1 CFG 1 */
+        { 0x0000000A, 0x0001 },    /* R10    - Ctrl IF I2C2 CFG 1 */
+        { 0x0000000B, 0x0036 },    /* R11    - Ctrl IF I2C1 CFG 2 */
+        { 0x0000000C, 0x0036 },    /* R12    - Ctrl IF I2C2 CFG 2 */
+        { 0x00000016, 0x0000 },    /* R22    - Write Sequencer Ctrl 0 */
+        { 0x00000017, 0x0000 },    /* R23    - Write Sequencer Ctrl 1 */
+        { 0x00000018, 0x0000 },    /* R24    - Write Sequencer Ctrl 2 */
+        { 0x00000020, 0x0000 },    /* R32    - Tone Generator 1 */
+        { 0x00000021, 0x1000 },    /* R33    - Tone Generator 2 */
+        { 0x00000022, 0x0000 },    /* R34    - Tone Generator 3 */
+        { 0x00000023, 0x1000 },    /* R35    - Tone Generator 4 */
+        { 0x00000024, 0x0000 },    /* R36    - Tone Generator 5 */
+        { 0x00000030, 0x0000 },    /* R48    - PWM Drive 1 */
+        { 0x00000031, 0x0100 },    /* R49    - PWM Drive 2 */
+        { 0x00000032, 0x0100 },    /* R50    - PWM Drive 3 */
+        { 0x00000040, 0x0000 },    /* R64    - Wake control */
+        { 0x00000041, 0x0000 },    /* R65    - Sequence control */
+        { 0x00000061, 0x01FF },    /* R97    - Sample Rate Sequence Select 1 */
+        { 0x00000062, 0x01FF },    /* R98    - Sample Rate Sequence Select 2 */
+        { 0x00000063, 0x01FF },    /* R99    - Sample Rate Sequence Select 3 */
+        { 0x00000064, 0x01FF },    /* R100   - Sample Rate Sequence Select 4 */
+        { 0x00000068, 0x01FF },    /* R104   - Always On Triggers Sequence Select 1 */
+        { 0x00000069, 0x01FF },    /* R105   - Always On Triggers Sequence Select 2 */
+        { 0x0000006A, 0x01FF },    /* R106   - Always On Triggers Sequence Select 3 */
+        { 0x0000006B, 0x01FF },    /* R107   - Always On Triggers Sequence Select 4 */
+        { 0x00000070, 0x0000 },    /* R112   - Comfort Noise Generator */
+        { 0x00000090, 0x0000 },    /* R144   - Haptics Control 1 */
+        { 0x00000091, 0x7FFF },    /* R145   - Haptics Control 2 */
+        { 0x00000092, 0x0000 },    /* R146   - Haptics phase 1 intensity */
+        { 0x00000093, 0x0000 },    /* R147   - Haptics phase 1 duration */
+        { 0x00000094, 0x0000 },    /* R148   - Haptics phase 2 intensity */
+        { 0x00000095, 0x0000 },    /* R149   - Haptics phase 2 duration */
+        { 0x00000096, 0x0000 },    /* R150   - Haptics phase 3 intensity */
+        { 0x00000097, 0x0000 },    /* R151   - Haptics phase 3 duration */
+        { 0x00000100, 0x0001 },    /* R256   - Clock 32k 1 */
+        { 0x00000101, 0x0504 },    /* R257   - System Clock 1 */
+        { 0x00000102, 0x0011 },    /* R258   - Sample rate 1 */
+        { 0x00000103, 0x0011 },    /* R259   - Sample rate 2 */
+        { 0x00000104, 0x0011 },    /* R260   - Sample rate 3 */
+        { 0x00000112, 0x0305 },    /* R274   - Async clock 1 */
+        { 0x00000113, 0x0011 },    /* R275   - Async sample rate 1 */
+        { 0x00000149, 0x0000 },    /* R329   - Output system clock */
+        { 0x0000014A, 0x0000 },    /* R330   - Output async clock */
+        { 0x00000152, 0x0000 },    /* R338   - Rate Estimator 1 */
+        { 0x00000153, 0x0000 },    /* R339   - Rate Estimator 2 */
+        { 0x00000154, 0x0000 },    /* R340   - Rate Estimator 3 */
+        { 0x00000155, 0x0000 },    /* R341   - Rate Estimator 4 */
+        { 0x00000156, 0x0000 },    /* R342   - Rate Estimator 5 */
+        { 0x00000171, 0x0000 },    /* R369   - FLL1 Control 1 */
+        { 0x00000172, 0x0008 },    /* R370   - FLL1 Control 2 */
+        { 0x00000173, 0x0018 },    /* R371   - FLL1 Control 3 */
+        { 0x00000174, 0x007D },    /* R372   - FLL1 Control 4 */
+        { 0x00000175, 0x0006 },    /* R373   - FLL1 Control 5 */
+        { 0x00000176, 0x0000 },    /* R374   - FLL1 Control 6 */
+        { 0x00000177, 0x0281 },    /* R375   - FLL1 Loop Filter Test 1 */
+        { 0x00000178, 0x0000 },    /* R376   - FLL1 NCO Test 0 */
+        { 0x00000181, 0x0000 },    /* R385   - FLL1 Synchroniser 1 */
+        { 0x00000182, 0x0000 },    /* R386   - FLL1 Synchroniser 2 */
+        { 0x00000183, 0x0000 },    /* R387   - FLL1 Synchroniser 3 */
+        { 0x00000184, 0x0000 },    /* R388   - FLL1 Synchroniser 4 */
+        { 0x00000185, 0x0000 },    /* R389   - FLL1 Synchroniser 5 */
+        { 0x00000186, 0x0000 },    /* R390   - FLL1 Synchroniser 6 */
+        { 0x00000189, 0x0000 },    /* R393   - FLL1 Spread Spectrum */
+        { 0x0000018A, 0x0004 },    /* R394   - FLL1 GPIO Clock */
+        { 0x00000191, 0x0000 },    /* R401   - FLL2 Control 1 */
+        { 0x00000192, 0x0008 },    /* R402   - FLL2 Control 2 */
+        { 0x00000193, 0x0018 },    /* R403   - FLL2 Control 3 */
+        { 0x00000194, 0x007D },    /* R404   - FLL2 Control 4 */
+        { 0x00000195, 0x000C },    /* R405   - FLL2 Control 5 */
+        { 0x00000196, 0x0000 },    /* R406   - FLL2 Control 6 */
+        { 0x00000197, 0x0000 },    /* R407   - FLL2 Loop Filter Test 1 */
+        { 0x00000198, 0x0000 },    /* R408   - FLL2 NCO Test 0 */
+        { 0x000001A1, 0x0000 },    /* R417   - FLL2 Synchroniser 1 */
+        { 0x000001A2, 0x0000 },    /* R418   - FLL2 Synchroniser 2 */
+        { 0x000001A3, 0x0000 },    /* R419   - FLL2 Synchroniser 3 */
+        { 0x000001A4, 0x0000 },    /* R420   - FLL2 Synchroniser 4 */
+        { 0x000001A5, 0x0000 },    /* R421   - FLL2 Synchroniser 5 */
+        { 0x000001A6, 0x0000 },    /* R422   - FLL2 Synchroniser 6 */
+        { 0x000001A9, 0x0000 },    /* R425   - FLL2 Spread Spectrum */
+        { 0x000001AA, 0x0004 },    /* R426   - FLL2 GPIO Clock */
+        { 0x00000200, 0x0006 },    /* R512   - Mic Charge Pump 1 */
+        { 0x00000210, 0x0184 },    /* R528   - LDO1 Control 1 */
+        { 0x00000213, 0x0344 },    /* R531   - LDO2 Control 1 */
+        { 0x00000218, 0x01A6 },    /* R536   - Mic Bias Ctrl 1 */
+        { 0x00000219, 0x01A6 },    /* R537   - Mic Bias Ctrl 2 */
+        { 0x0000021A, 0x01A6 },    /* R538   - Mic Bias Ctrl 3 */
+        { 0x00000293, 0x0000 },    /* R659   - Accessory Detect Mode 1 */
+        { 0x0000029B, 0x0020 },    /* R667   - Headphone Detect 1 */
+        { 0x0000029C, 0x0000 },    /* R668   - Headphone Detect 2 */
+        { 0x000002A3, 0x1102 },    /* R675   - Mic Detect 1 */
+        { 0x000002A4, 0x009F },    /* R676   - Mic Detect 2 */
+        { 0x000002C3, 0x0000 },    /* R707   - Mic noise mix control 1 */
+        { 0x000002D3, 0x0000 },    /* R723   - Jack detect analogue */
+        { 0x00000300, 0x0000 },    /* R768   - Input Enables */
+        { 0x00000308, 0x0000 },    /* R776   - Input Rate */
+        { 0x00000309, 0x0022 },    /* R777   - Input Volume Ramp */
+        { 0x00000310, 0x2080 },    /* R784   - IN1L Control */
+        { 0x00000311, 0x0180 },    /* R785   - ADC Digital Volume 1L */
+        { 0x00000312, 0x0000 },    /* R786   - DMIC1L Control */
+        { 0x00000314, 0x0080 },    /* R788   - IN1R Control */
+        { 0x00000315, 0x0180 },    /* R789   - ADC Digital Volume 1R */
+        { 0x00000316, 0x0000 },    /* R790   - DMIC1R Control */
+        { 0x00000318, 0x2080 },    /* R792   - IN2L Control */
+        { 0x00000319, 0x0180 },    /* R793   - ADC Digital Volume 2L */
+        { 0x0000031A, 0x0000 },    /* R794   - DMIC2L Control */
+        { 0x0000031C, 0x0080 },    /* R796   - IN2R Control */
+        { 0x0000031D, 0x0180 },    /* R797   - ADC Digital Volume 2R */
+        { 0x0000031E, 0x0000 },    /* R798   - DMIC2R Control */
+        { 0x00000320, 0x2080 },    /* R800   - IN3L Control */
+        { 0x00000321, 0x0180 },    /* R801   - ADC Digital Volume 3L */
+        { 0x00000322, 0x0000 },    /* R802   - DMIC3L Control */
+        { 0x00000324, 0x0080 },    /* R804   - IN3R Control */
+        { 0x00000325, 0x0180 },    /* R805   - ADC Digital Volume 3R */
+        { 0x00000326, 0x0000 },    /* R806   - DMIC3R Control */
+        { 0x00000328, 0x2000 },    /* R808   - IN4L Control */
+        { 0x00000329, 0x0180 },    /* R809   - ADC Digital Volume 4L */
+        { 0x0000032A, 0x0000 },    /* R810   - DMIC4L Control */
+        { 0x0000032D, 0x0180 },    /* R813   - ADC Digital Volume 4R */
+        { 0x0000032E, 0x0000 },    /* R814   - DMIC4R Control */
+        { 0x00000400, 0x0000 },    /* R1024  - Output Enables 1 */
+        { 0x00000408, 0x0000 },    /* R1032  - Output Rate 1 */
+        { 0x00000409, 0x0022 },    /* R1033  - Output Volume Ramp */
+        { 0x00000410, 0x0080 },    /* R1040  - Output Path Config 1L */
+        { 0x00000411, 0x0180 },    /* R1041  - DAC Digital Volume 1L */
+        { 0x00000412, 0x0080 },    /* R1042  - DAC Volume Limit 1L */
+        { 0x00000413, 0x0001 },    /* R1043  - Noise Gate Select 1L */
+        { 0x00000414, 0x0080 },    /* R1044  - Output Path Config 1R */
+        { 0x00000415, 0x0180 },    /* R1045  - DAC Digital Volume 1R */
+        { 0x00000416, 0x0080 },    /* R1046  - DAC Volume Limit 1R */
+        { 0x00000417, 0x0002 },    /* R1047  - Noise Gate Select 1R */
+        { 0x00000418, 0x0080 },    /* R1048  - Output Path Config 2L */
+        { 0x00000419, 0x0180 },    /* R1049  - DAC Digital Volume 2L */
+        { 0x0000041A, 0x0080 },    /* R1050  - DAC Volume Limit 2L */
+        { 0x0000041B, 0x0004 },    /* R1051  - Noise Gate Select 2L */
+        { 0x0000041C, 0x0080 },    /* R1052  - Output Path Config 2R */
+        { 0x0000041D, 0x0180 },    /* R1053  - DAC Digital Volume 2R */
+        { 0x0000041E, 0x0080 },    /* R1054  - DAC Volume Limit 2R */
+        { 0x0000041F, 0x0008 },    /* R1055  - Noise Gate Select 2R */
+        { 0x00000420, 0x0080 },    /* R1056  - Output Path Config 3L */
+        { 0x00000421, 0x0180 },    /* R1057  - DAC Digital Volume 3L */
+        { 0x00000422, 0x0080 },    /* R1058  - DAC Volume Limit 3L */
+        { 0x00000423, 0x0010 },    /* R1059  - Noise Gate Select 3L */
+        { 0x00000424, 0x0080 },    /* R1060  - Output Path Config 3R */
+        { 0x00000425, 0x0180 },    /* R1061  - DAC Digital Volume 3R */
+        { 0x00000426, 0x0080 },    /* R1062  - DAC Volume Limit 3R */
+        { 0x00000427, 0x0020 },    /* R1063  - Noise Gate Select 3R */
+        { 0x00000428, 0x0000 },    /* R1064  - Output Path Config 4L */
+        { 0x00000429, 0x0180 },    /* R1065  - DAC Digital Volume 4L */
+        { 0x0000042A, 0x0080 },    /* R1066  - Out Volume 4L */
+        { 0x0000042B, 0x0040 },    /* R1067  - Noise Gate Select 4L */
+        { 0x0000042C, 0x0000 },    /* R1068  - Output Path Config 4R */
+        { 0x0000042D, 0x0180 },    /* R1069  - DAC Digital Volume 4R */
+        { 0x0000042E, 0x0080 },    /* R1070  - Out Volume 4R */
+        { 0x0000042F, 0x0080 },    /* R1071  - Noise Gate Select 4R */
+        { 0x00000430, 0x0000 },    /* R1072  - Output Path Config 5L */
+        { 0x00000431, 0x0180 },    /* R1073  - DAC Digital Volume 5L */
+        { 0x00000432, 0x0080 },    /* R1074  - DAC Volume Limit 5L */
+        { 0x00000433, 0x0100 },    /* R1075  - Noise Gate Select 5L */
+        { 0x00000434, 0x0000 },    /* R1076  - Output Path Config 5R */
+        { 0x00000435, 0x0180 },    /* R1077  - DAC Digital Volume 5R */
+        { 0x00000436, 0x0080 },    /* R1078  - DAC Volume Limit 5R */
+        { 0x00000437, 0x0200 },    /* R1079  - Noise Gate Select 5R */
+        { 0x00000438, 0x0000 },    /* R1080  - Output Path Config 6L */
+        { 0x00000439, 0x0180 },    /* R1081  - DAC Digital Volume 6L */
+        { 0x0000043A, 0x0080 },    /* R1082  - DAC Volume Limit 6L */
+        { 0x0000043B, 0x0400 },    /* R1083  - Noise Gate Select 6L */
+        { 0x0000043C, 0x0000 },    /* R1084  - Output Path Config 6R */
+        { 0x0000043D, 0x0180 },    /* R1085  - DAC Digital Volume 6R */
+        { 0x0000043E, 0x0080 },    /* R1086  - DAC Volume Limit 6R */
+        { 0x0000043F, 0x0800 },    /* R1087  - Noise Gate Select 6R */
+        { 0x00000450, 0x0000 },    /* R1104  - DAC AEC Control 1 */
+        { 0x00000458, 0x0001 },    /* R1112  - Noise Gate Control */
+        { 0x00000480, 0x0040 },    /* R1152  - Class W ANC Threshold 1 */
+        { 0x00000481, 0x0040 },    /* R1153  - Class W ANC Threshold 2 */
+        { 0x00000490, 0x0069 },    /* R1168  - PDM SPK1 CTRL 1 */
+        { 0x00000491, 0x0000 },    /* R1169  - PDM SPK1 CTRL 2 */
+        { 0x00000492, 0x0069 },    /* R1170  - PDM SPK2 CTRL 1 */
+        { 0x00000493, 0x0000 },    /* R1171  - PDM SPK2 CTRL 2 */
+        { 0x00000500, 0x000C },    /* R1280  - AIF1 BCLK Ctrl */
+        { 0x00000501, 0x0008 },    /* R1281  - AIF1 Tx Pin Ctrl */
+        { 0x00000502, 0x0000 },    /* R1282  - AIF1 Rx Pin Ctrl */
+        { 0x00000503, 0x0000 },    /* R1283  - AIF1 Rate Ctrl */
+        { 0x00000504, 0x0000 },    /* R1284  - AIF1 Format */
+        { 0x00000505, 0x0040 },    /* R1285  - AIF1 Tx BCLK Rate */
+        { 0x00000506, 0x0040 },    /* R1286  - AIF1 Rx BCLK Rate */
+        { 0x00000507, 0x1818 },    /* R1287  - AIF1 Frame Ctrl 1 */
+        { 0x00000508, 0x1818 },    /* R1288  - AIF1 Frame Ctrl 2 */
+        { 0x00000509, 0x0000 },    /* R1289  - AIF1 Frame Ctrl 3 */
+        { 0x0000050A, 0x0001 },    /* R1290  - AIF1 Frame Ctrl 4 */
+        { 0x0000050B, 0x0002 },    /* R1291  - AIF1 Frame Ctrl 5 */
+        { 0x0000050C, 0x0003 },    /* R1292  - AIF1 Frame Ctrl 6 */
+        { 0x0000050D, 0x0004 },    /* R1293  - AIF1 Frame Ctrl 7 */
+        { 0x0000050E, 0x0005 },    /* R1294  - AIF1 Frame Ctrl 8 */
+        { 0x0000050F, 0x0006 },    /* R1295  - AIF1 Frame Ctrl 9 */
+        { 0x00000510, 0x0007 },    /* R1296  - AIF1 Frame Ctrl 10 */
+        { 0x00000511, 0x0000 },    /* R1297  - AIF1 Frame Ctrl 11 */
+        { 0x00000512, 0x0001 },    /* R1298  - AIF1 Frame Ctrl 12 */
+        { 0x00000513, 0x0002 },    /* R1299  - AIF1 Frame Ctrl 13 */
+        { 0x00000514, 0x0003 },    /* R1300  - AIF1 Frame Ctrl 14 */
+        { 0x00000515, 0x0004 },    /* R1301  - AIF1 Frame Ctrl 15 */
+        { 0x00000516, 0x0005 },    /* R1302  - AIF1 Frame Ctrl 16 */
+        { 0x00000517, 0x0006 },    /* R1303  - AIF1 Frame Ctrl 17 */
+        { 0x00000518, 0x0007 },    /* R1304  - AIF1 Frame Ctrl 18 */
+        { 0x00000519, 0x0000 },    /* R1305  - AIF1 Tx Enables */
+        { 0x0000051A, 0x0000 },    /* R1306  - AIF1 Rx Enables */
+        { 0x00000540, 0x000C },    /* R1344  - AIF2 BCLK Ctrl */
+        { 0x00000541, 0x0008 },    /* R1345  - AIF2 Tx Pin Ctrl */
+        { 0x00000542, 0x0000 },    /* R1346  - AIF2 Rx Pin Ctrl */
+        { 0x00000543, 0x0000 },    /* R1347  - AIF2 Rate Ctrl */
+        { 0x00000544, 0x0000 },    /* R1348  - AIF2 Format */
+        { 0x00000545, 0x0040 },    /* R1349  - AIF2 Tx BCLK Rate */
+        { 0x00000546, 0x0040 },    /* R1350  - AIF2 Rx BCLK Rate */
+        { 0x00000547, 0x1818 },    /* R1351  - AIF2 Frame Ctrl 1 */
+        { 0x00000548, 0x1818 },    /* R1352  - AIF2 Frame Ctrl 2 */
+        { 0x00000549, 0x0000 },    /* R1353  - AIF2 Frame Ctrl 3 */
+        { 0x0000054A, 0x0001 },    /* R1354  - AIF2 Frame Ctrl 4 */
+        { 0x00000551, 0x0000 },    /* R1361  - AIF2 Frame Ctrl 11 */
+        { 0x00000552, 0x0001 },    /* R1362  - AIF2 Frame Ctrl 12 */
+        { 0x00000559, 0x0000 },    /* R1369  - AIF2 Tx Enables */
+        { 0x0000055A, 0x0000 },    /* R1370  - AIF2 Rx Enables */
+        { 0x00000580, 0x000C },    /* R1408  - AIF3 BCLK Ctrl */
+        { 0x00000581, 0x0008 },    /* R1409  - AIF3 Tx Pin Ctrl */
+        { 0x00000582, 0x0000 },    /* R1410  - AIF3 Rx Pin Ctrl */
+        { 0x00000583, 0x0000 },    /* R1411  - AIF3 Rate Ctrl */
+        { 0x00000584, 0x0000 },    /* R1412  - AIF3 Format */
+        { 0x00000585, 0x0040 },    /* R1413  - AIF3 Tx BCLK Rate */
+        { 0x00000586, 0x0040 },    /* R1414  - AIF3 Rx BCLK Rate */
+        { 0x00000587, 0x1818 },    /* R1415  - AIF3 Frame Ctrl 1 */
+        { 0x00000588, 0x1818 },    /* R1416  - AIF3 Frame Ctrl 2 */
+        { 0x00000589, 0x0000 },    /* R1417  - AIF3 Frame Ctrl 3 */
+        { 0x0000058A, 0x0001 },    /* R1418  - AIF3 Frame Ctrl 4 */
+        { 0x00000591, 0x0000 },    /* R1425  - AIF3 Frame Ctrl 11 */
+        { 0x00000592, 0x0001 },    /* R1426  - AIF3 Frame Ctrl 12 */
+        { 0x00000599, 0x0000 },    /* R1433  - AIF3 Tx Enables */
+        { 0x0000059A, 0x0000 },    /* R1434  - AIF3 Rx Enables */
+        { 0x000005E3, 0x0004 },    /* R1507  - SLIMbus Framer Ref Gear */
+        { 0x000005E5, 0x0000 },    /* R1509  - SLIMbus Rates 1 */
+        { 0x000005E6, 0x0000 },    /* R1510  - SLIMbus Rates 2 */
+        { 0x000005E7, 0x0000 },    /* R1511  - SLIMbus Rates 3 */
+        { 0x000005E8, 0x0000 },    /* R1512  - SLIMbus Rates 4 */
+        { 0x000005E9, 0x0000 },    /* R1513  - SLIMbus Rates 5 */
+        { 0x000005EA, 0x0000 },    /* R1514  - SLIMbus Rates 6 */
+        { 0x000005EB, 0x0000 },    /* R1515  - SLIMbus Rates 7 */
+        { 0x000005EC, 0x0000 },    /* R1516  - SLIMbus Rates 8 */
+        { 0x000005F5, 0x0000 },    /* R1525  - SLIMbus RX Channel Enable */
+        { 0x000005F6, 0x0000 },    /* R1526  - SLIMbus TX Channel Enable */
+        { 0x00000640, 0x0000 },    /* R1600  - PWM1MIX Input 1 Source */
+        { 0x00000641, 0x0080 },    /* R1601  - PWM1MIX Input 1 Volume */
+        { 0x00000642, 0x0000 },    /* R1602  - PWM1MIX Input 2 Source */
+        { 0x00000643, 0x0080 },    /* R1603  - PWM1MIX Input 2 Volume */
+        { 0x00000644, 0x0000 },    /* R1604  - PWM1MIX Input 3 Source */
+        { 0x00000645, 0x0080 },    /* R1605  - PWM1MIX Input 3 Volume */
+        { 0x00000646, 0x0000 },    /* R1606  - PWM1MIX Input 4 Source */
+        { 0x00000647, 0x0080 },    /* R1607  - PWM1MIX Input 4 Volume */
+        { 0x00000648, 0x0000 },    /* R1608  - PWM2MIX Input 1 Source */
+        { 0x00000649, 0x0080 },    /* R1609  - PWM2MIX Input 1 Volume */
+        { 0x0000064A, 0x0000 },    /* R1610  - PWM2MIX Input 2 Source */
+        { 0x0000064B, 0x0080 },    /* R1611  - PWM2MIX Input 2 Volume */
+        { 0x0000064C, 0x0000 },    /* R1612  - PWM2MIX Input 3 Source */
+        { 0x0000064D, 0x0080 },    /* R1613  - PWM2MIX Input 3 Volume */
+        { 0x0000064E, 0x0000 },    /* R1614  - PWM2MIX Input 4 Source */
+        { 0x0000064F, 0x0080 },    /* R1615  - PWM2MIX Input 4 Volume */
+        { 0x00000660, 0x0000 },    /* R1632  - MICMIX Input 1 Source */
+        { 0x00000661, 0x0080 },    /* R1633  - MICMIX Input 1 Volume */
+        { 0x00000662, 0x0000 },    /* R1634  - MICMIX Input 2 Source */
+        { 0x00000663, 0x0080 },    /* R1635  - MICMIX Input 2 Volume */
+        { 0x00000664, 0x0000 },    /* R1636  - MICMIX Input 3 Source */
+        { 0x00000665, 0x0080 },    /* R1637  - MICMIX Input 3 Volume */
+        { 0x00000666, 0x0000 },    /* R1638  - MICMIX Input 4 Source */
+        { 0x00000667, 0x0080 },    /* R1639  - MICMIX Input 4 Volume */
+        { 0x00000668, 0x0000 },    /* R1640  - NOISEMIX Input 1 Source */
+        { 0x00000669, 0x0080 },    /* R1641  - NOISEMIX Input 1 Volume */
+        { 0x0000066A, 0x0000 },    /* R1642  - NOISEMIX Input 2 Source */
+        { 0x0000066B, 0x0080 },    /* R1643  - NOISEMIX Input 2 Volume */
+        { 0x0000066C, 0x0000 },    /* R1644  - NOISEMIX Input 3 Source */
+        { 0x0000066D, 0x0080 },    /* R1645  - NOISEMIX Input 3 Volume */
+        { 0x0000066E, 0x0000 },    /* R1646  - NOISEMIX Input 4 Source */
+        { 0x0000066F, 0x0080 },    /* R1647  - NOISEMIX Input 4 Volume */
+        { 0x00000680, 0x0000 },    /* R1664  - OUT1LMIX Input 1 Source */
+        { 0x00000681, 0x0080 },    /* R1665  - OUT1LMIX Input 1 Volume */
+        { 0x00000682, 0x0000 },    /* R1666  - OUT1LMIX Input 2 Source */
+        { 0x00000683, 0x0080 },    /* R1667  - OUT1LMIX Input 2 Volume */
+        { 0x00000684, 0x0000 },    /* R1668  - OUT1LMIX Input 3 Source */
+        { 0x00000685, 0x0080 },    /* R1669  - OUT1LMIX Input 3 Volume */
+        { 0x00000686, 0x0000 },    /* R1670  - OUT1LMIX Input 4 Source */
+        { 0x00000687, 0x0080 },    /* R1671  - OUT1LMIX Input 4 Volume */
+        { 0x00000688, 0x0000 },    /* R1672  - OUT1RMIX Input 1 Source */
+        { 0x00000689, 0x0080 },    /* R1673  - OUT1RMIX Input 1 Volume */
+        { 0x0000068A, 0x0000 },    /* R1674  - OUT1RMIX Input 2 Source */
+        { 0x0000068B, 0x0080 },    /* R1675  - OUT1RMIX Input 2 Volume */
+        { 0x0000068C, 0x0000 },    /* R1676  - OUT1RMIX Input 3 Source */
+        { 0x0000068D, 0x0080 },    /* R1677  - OUT1RMIX Input 3 Volume */
+        { 0x0000068E, 0x0000 },    /* R1678  - OUT1RMIX Input 4 Source */
+        { 0x0000068F, 0x0080 },    /* R1679  - OUT1RMIX Input 4 Volume */
+        { 0x00000690, 0x0000 },    /* R1680  - OUT2LMIX Input 1 Source */
+        { 0x00000691, 0x0080 },    /* R1681  - OUT2LMIX Input 1 Volume */
+        { 0x00000692, 0x0000 },    /* R1682  - OUT2LMIX Input 2 Source */
+        { 0x00000693, 0x0080 },    /* R1683  - OUT2LMIX Input 2 Volume */
+        { 0x00000694, 0x0000 },    /* R1684  - OUT2LMIX Input 3 Source */
+        { 0x00000695, 0x0080 },    /* R1685  - OUT2LMIX Input 3 Volume */
+        { 0x00000696, 0x0000 },    /* R1686  - OUT2LMIX Input 4 Source */
+        { 0x00000697, 0x0080 },    /* R1687  - OUT2LMIX Input 4 Volume */
+        { 0x00000698, 0x0000 },    /* R1688  - OUT2RMIX Input 1 Source */
+        { 0x00000699, 0x0080 },    /* R1689  - OUT2RMIX Input 1 Volume */
+        { 0x0000069A, 0x0000 },    /* R1690  - OUT2RMIX Input 2 Source */
+        { 0x0000069B, 0x0080 },    /* R1691  - OUT2RMIX Input 2 Volume */
+        { 0x0000069C, 0x0000 },    /* R1692  - OUT2RMIX Input 3 Source */
+        { 0x0000069D, 0x0080 },    /* R1693  - OUT2RMIX Input 3 Volume */
+        { 0x0000069E, 0x0000 },    /* R1694  - OUT2RMIX Input 4 Source */
+        { 0x0000069F, 0x0080 },    /* R1695  - OUT2RMIX Input 4 Volume */
+        { 0x000006A0, 0x0000 },    /* R1696  - OUT3LMIX Input 1 Source */
+        { 0x000006A1, 0x0080 },    /* R1697  - OUT3LMIX Input 1 Volume */
+        { 0x000006A2, 0x0000 },    /* R1698  - OUT3LMIX Input 2 Source */
+        { 0x000006A3, 0x0080 },    /* R1699  - OUT3LMIX Input 2 Volume */
+        { 0x000006A4, 0x0000 },    /* R1700  - OUT3LMIX Input 3 Source */
+        { 0x000006A5, 0x0080 },    /* R1701  - OUT3LMIX Input 3 Volume */
+        { 0x000006A6, 0x0000 },    /* R1702  - OUT3LMIX Input 4 Source */
+        { 0x000006A7, 0x0080 },    /* R1703  - OUT3LMIX Input 4 Volume */
+        { 0x000006A8, 0x0000 },    /* R1704  - OUT3RMIX Input 1 Source */
+        { 0x000006A9, 0x0080 },    /* R1705  - OUT3RMIX Input 1 Volume */
+        { 0x000006AA, 0x0000 },    /* R1706  - OUT3RMIX Input 2 Source */
+        { 0x000006AB, 0x0080 },    /* R1707  - OUT3RMIX Input 2 Volume */
+        { 0x000006AC, 0x0000 },    /* R1708  - OUT3RMIX Input 3 Source */
+        { 0x000006AD, 0x0080 },    /* R1709  - OUT3RMIX Input 3 Volume */
+        { 0x000006AE, 0x0000 },    /* R1710  - OUT3RMIX Input 4 Source */
+        { 0x000006AF, 0x0080 },    /* R1711  - OUT3RMIX Input 4 Volume */
+        { 0x000006B0, 0x0000 },    /* R1712  - OUT4LMIX Input 1 Source */
+        { 0x000006B1, 0x0080 },    /* R1713  - OUT4LMIX Input 1 Volume */
+        { 0x000006B2, 0x0000 },    /* R1714  - OUT4LMIX Input 2 Source */
+        { 0x000006B3, 0x0080 },    /* R1715  - OUT4LMIX Input 2 Volume */
+        { 0x000006B4, 0x0000 },    /* R1716  - OUT4LMIX Input 3 Source */
+        { 0x000006B5, 0x0080 },    /* R1717  - OUT4LMIX Input 3 Volume */
+        { 0x000006B6, 0x0000 },    /* R1718  - OUT4LMIX Input 4 Source */
+        { 0x000006B7, 0x0080 },    /* R1719  - OUT4LMIX Input 4 Volume */
+        { 0x000006B8, 0x0000 },    /* R1720  - OUT4RMIX Input 1 Source */
+        { 0x000006B9, 0x0080 },    /* R1721  - OUT4RMIX Input 1 Volume */
+        { 0x000006BA, 0x0000 },    /* R1722  - OUT4RMIX Input 2 Source */
+        { 0x000006BB, 0x0080 },    /* R1723  - OUT4RMIX Input 2 Volume */
+        { 0x000006BC, 0x0000 },    /* R1724  - OUT4RMIX Input 3 Source */
+        { 0x000006BD, 0x0080 },    /* R1725  - OUT4RMIX Input 3 Volume */
+        { 0x000006BE, 0x0000 },    /* R1726  - OUT4RMIX Input 4 Source */
+        { 0x000006BF, 0x0080 },    /* R1727  - OUT4RMIX Input 4 Volume */
+        { 0x000006C0, 0x0000 },    /* R1728  - OUT5LMIX Input 1 Source */
+        { 0x000006C1, 0x0080 },    /* R1729  - OUT5LMIX Input 1 Volume */
+        { 0x000006C2, 0x0000 },    /* R1730  - OUT5LMIX Input 2 Source */
+        { 0x000006C3, 0x0080 },    /* R1731  - OUT5LMIX Input 2 Volume */
+        { 0x000006C4, 0x0000 },    /* R1732  - OUT5LMIX Input 3 Source */
+        { 0x000006C5, 0x0080 },    /* R1733  - OUT5LMIX Input 3 Volume */
+        { 0x000006C6, 0x0000 },    /* R1734  - OUT5LMIX Input 4 Source */
+        { 0x000006C7, 0x0080 },    /* R1735  - OUT5LMIX Input 4 Volume */
+        { 0x000006C8, 0x0000 },    /* R1736  - OUT5RMIX Input 1 Source */
+        { 0x000006C9, 0x0080 },    /* R1737  - OUT5RMIX Input 1 Volume */
+        { 0x000006CA, 0x0000 },    /* R1738  - OUT5RMIX Input 2 Source */
+        { 0x000006CB, 0x0080 },    /* R1739  - OUT5RMIX Input 2 Volume */
+        { 0x000006CC, 0x0000 },    /* R1740  - OUT5RMIX Input 3 Source */
+        { 0x000006CD, 0x0080 },    /* R1741  - OUT5RMIX Input 3 Volume */
+        { 0x000006CE, 0x0000 },    /* R1742  - OUT5RMIX Input 4 Source */
+        { 0x000006CF, 0x0080 },    /* R1743  - OUT5RMIX Input 4 Volume */
+        { 0x000006D0, 0x0000 },    /* R1744  - OUT6LMIX Input 1 Source */
+        { 0x000006D1, 0x0080 },    /* R1745  - OUT6LMIX Input 1 Volume */
+        { 0x000006D2, 0x0000 },    /* R1746  - OUT6LMIX Input 2 Source */
+        { 0x000006D3, 0x0080 },    /* R1747  - OUT6LMIX Input 2 Volume */
+        { 0x000006D4, 0x0000 },    /* R1748  - OUT6LMIX Input 3 Source */
+        { 0x000006D5, 0x0080 },    /* R1749  - OUT6LMIX Input 3 Volume */
+        { 0x000006D6, 0x0000 },    /* R1750  - OUT6LMIX Input 4 Source */
+        { 0x000006D7, 0x0080 },    /* R1751  - OUT6LMIX Input 4 Volume */
+        { 0x000006D8, 0x0000 },    /* R1752  - OUT6RMIX Input 1 Source */
+        { 0x000006D9, 0x0080 },    /* R1753  - OUT6RMIX Input 1 Volume */
+        { 0x000006DA, 0x0000 },    /* R1754  - OUT6RMIX Input 2 Source */
+        { 0x000006DB, 0x0080 },    /* R1755  - OUT6RMIX Input 2 Volume */
+        { 0x000006DC, 0x0000 },    /* R1756  - OUT6RMIX Input 3 Source */
+        { 0x000006DD, 0x0080 },    /* R1757  - OUT6RMIX Input 3 Volume */
+        { 0x000006DE, 0x0000 },    /* R1758  - OUT6RMIX Input 4 Source */
+        { 0x000006DF, 0x0080 },    /* R1759  - OUT6RMIX Input 4 Volume */
+        { 0x00000700, 0x0000 },    /* R1792  - AIF1TX1MIX Input 1 Source */
+        { 0x00000701, 0x0080 },    /* R1793  - AIF1TX1MIX Input 1 Volume */
+        { 0x00000702, 0x0000 },    /* R1794  - AIF1TX1MIX Input 2 Source */
+        { 0x00000703, 0x0080 },    /* R1795  - AIF1TX1MIX Input 2 Volume */
+        { 0x00000704, 0x0000 },    /* R1796  - AIF1TX1MIX Input 3 Source */
+        { 0x00000705, 0x0080 },    /* R1797  - AIF1TX1MIX Input 3 Volume */
+        { 0x00000706, 0x0000 },    /* R1798  - AIF1TX1MIX Input 4 Source */
+        { 0x00000707, 0x0080 },    /* R1799  - AIF1TX1MIX Input 4 Volume */
+        { 0x00000708, 0x0000 },    /* R1800  - AIF1TX2MIX Input 1 Source */
+        { 0x00000709, 0x0080 },    /* R1801  - AIF1TX2MIX Input 1 Volume */
+        { 0x0000070A, 0x0000 },    /* R1802  - AIF1TX2MIX Input 2 Source */
+        { 0x0000070B, 0x0080 },    /* R1803  - AIF1TX2MIX Input 2 Volume */
+        { 0x0000070C, 0x0000 },    /* R1804  - AIF1TX2MIX Input 3 Source */
+        { 0x0000070D, 0x0080 },    /* R1805  - AIF1TX2MIX Input 3 Volume */
+        { 0x0000070E, 0x0000 },    /* R1806  - AIF1TX2MIX Input 4 Source */
+        { 0x0000070F, 0x0080 },    /* R1807  - AIF1TX2MIX Input 4 Volume */
+        { 0x00000710, 0x0000 },    /* R1808  - AIF1TX3MIX Input 1 Source */
+        { 0x00000711, 0x0080 },    /* R1809  - AIF1TX3MIX Input 1 Volume */
+        { 0x00000712, 0x0000 },    /* R1810  - AIF1TX3MIX Input 2 Source */
+        { 0x00000713, 0x0080 },    /* R1811  - AIF1TX3MIX Input 2 Volume */
+        { 0x00000714, 0x0000 },    /* R1812  - AIF1TX3MIX Input 3 Source */
+        { 0x00000715, 0x0080 },    /* R1813  - AIF1TX3MIX Input 3 Volume */
+        { 0x00000716, 0x0000 },    /* R1814  - AIF1TX3MIX Input 4 Source */
+        { 0x00000717, 0x0080 },    /* R1815  - AIF1TX3MIX Input 4 Volume */
+        { 0x00000718, 0x0000 },    /* R1816  - AIF1TX4MIX Input 1 Source */
+        { 0x00000719, 0x0080 },    /* R1817  - AIF1TX4MIX Input 1 Volume */
+        { 0x0000071A, 0x0000 },    /* R1818  - AIF1TX4MIX Input 2 Source */
+        { 0x0000071B, 0x0080 },    /* R1819  - AIF1TX4MIX Input 2 Volume */
+        { 0x0000071C, 0x0000 },    /* R1820  - AIF1TX4MIX Input 3 Source */
+        { 0x0000071D, 0x0080 },    /* R1821  - AIF1TX4MIX Input 3 Volume */
+        { 0x0000071E, 0x0000 },    /* R1822  - AIF1TX4MIX Input 4 Source */
+        { 0x0000071F, 0x0080 },    /* R1823  - AIF1TX4MIX Input 4 Volume */
+        { 0x00000720, 0x0000 },    /* R1824  - AIF1TX5MIX Input 1 Source */
+        { 0x00000721, 0x0080 },    /* R1825  - AIF1TX5MIX Input 1 Volume */
+        { 0x00000722, 0x0000 },    /* R1826  - AIF1TX5MIX Input 2 Source */
+        { 0x00000723, 0x0080 },    /* R1827  - AIF1TX5MIX Input 2 Volume */
+        { 0x00000724, 0x0000 },    /* R1828  - AIF1TX5MIX Input 3 Source */
+        { 0x00000725, 0x0080 },    /* R1829  - AIF1TX5MIX Input 3 Volume */
+        { 0x00000726, 0x0000 },    /* R1830  - AIF1TX5MIX Input 4 Source */
+        { 0x00000727, 0x0080 },    /* R1831  - AIF1TX5MIX Input 4 Volume */
+        { 0x00000728, 0x0000 },    /* R1832  - AIF1TX6MIX Input 1 Source */
+        { 0x00000729, 0x0080 },    /* R1833  - AIF1TX6MIX Input 1 Volume */
+        { 0x0000072A, 0x0000 },    /* R1834  - AIF1TX6MIX Input 2 Source */
+        { 0x0000072B, 0x0080 },    /* R1835  - AIF1TX6MIX Input 2 Volume */
+        { 0x0000072C, 0x0000 },    /* R1836  - AIF1TX6MIX Input 3 Source */
+        { 0x0000072D, 0x0080 },    /* R1837  - AIF1TX6MIX Input 3 Volume */
+        { 0x0000072E, 0x0000 },    /* R1838  - AIF1TX6MIX Input 4 Source */
+        { 0x0000072F, 0x0080 },    /* R1839  - AIF1TX6MIX Input 4 Volume */
+        { 0x00000730, 0x0000 },    /* R1840  - AIF1TX7MIX Input 1 Source */
+        { 0x00000731, 0x0080 },    /* R1841  - AIF1TX7MIX Input 1 Volume */
+        { 0x00000732, 0x0000 },    /* R1842  - AIF1TX7MIX Input 2 Source */
+        { 0x00000733, 0x0080 },    /* R1843  - AIF1TX7MIX Input 2 Volume */
+        { 0x00000734, 0x0000 },    /* R1844  - AIF1TX7MIX Input 3 Source */
+        { 0x00000735, 0x0080 },    /* R1845  - AIF1TX7MIX Input 3 Volume */
+        { 0x00000736, 0x0000 },    /* R1846  - AIF1TX7MIX Input 4 Source */
+        { 0x00000737, 0x0080 },    /* R1847  - AIF1TX7MIX Input 4 Volume */
+        { 0x00000738, 0x0000 },    /* R1848  - AIF1TX8MIX Input 1 Source */
+        { 0x00000739, 0x0080 },    /* R1849  - AIF1TX8MIX Input 1 Volume */
+        { 0x0000073A, 0x0000 },    /* R1850  - AIF1TX8MIX Input 2 Source */
+        { 0x0000073B, 0x0080 },    /* R1851  - AIF1TX8MIX Input 2 Volume */
+        { 0x0000073C, 0x0000 },    /* R1852  - AIF1TX8MIX Input 3 Source */
+        { 0x0000073D, 0x0080 },    /* R1853  - AIF1TX8MIX Input 3 Volume */
+        { 0x0000073E, 0x0000 },    /* R1854  - AIF1TX8MIX Input 4 Source */
+        { 0x0000073F, 0x0080 },    /* R1855  - AIF1TX8MIX Input 4 Volume */
+        { 0x00000740, 0x0000 },    /* R1856  - AIF2TX1MIX Input 1 Source */
+        { 0x00000741, 0x0080 },    /* R1857  - AIF2TX1MIX Input 1 Volume */
+        { 0x00000742, 0x0000 },    /* R1858  - AIF2TX1MIX Input 2 Source */
+        { 0x00000743, 0x0080 },    /* R1859  - AIF2TX1MIX Input 2 Volume */
+        { 0x00000744, 0x0000 },    /* R1860  - AIF2TX1MIX Input 3 Source */
+        { 0x00000745, 0x0080 },    /* R1861  - AIF2TX1MIX Input 3 Volume */
+        { 0x00000746, 0x0000 },    /* R1862  - AIF2TX1MIX Input 4 Source */
+        { 0x00000747, 0x0080 },    /* R1863  - AIF2TX1MIX Input 4 Volume */
+        { 0x00000748, 0x0000 },    /* R1864  - AIF2TX2MIX Input 1 Source */
+        { 0x00000749, 0x0080 },    /* R1865  - AIF2TX2MIX Input 1 Volume */
+        { 0x0000074A, 0x0000 },    /* R1866  - AIF2TX2MIX Input 2 Source */
+        { 0x0000074B, 0x0080 },    /* R1867  - AIF2TX2MIX Input 2 Volume */
+        { 0x0000074C, 0x0000 },    /* R1868  - AIF2TX2MIX Input 3 Source */
+        { 0x0000074D, 0x0080 },    /* R1869  - AIF2TX2MIX Input 3 Volume */
+        { 0x0000074E, 0x0000 },    /* R1870  - AIF2TX2MIX Input 4 Source */
+        { 0x0000074F, 0x0080 },    /* R1871  - AIF2TX2MIX Input 4 Volume */
+        { 0x00000780, 0x0000 },    /* R1920  - AIF3TX1MIX Input 1 Source */
+        { 0x00000781, 0x0080 },    /* R1921  - AIF3TX1MIX Input 1 Volume */
+        { 0x00000782, 0x0000 },    /* R1922  - AIF3TX1MIX Input 2 Source */
+        { 0x00000783, 0x0080 },    /* R1923  - AIF3TX1MIX Input 2 Volume */
+        { 0x00000784, 0x0000 },    /* R1924  - AIF3TX1MIX Input 3 Source */
+        { 0x00000785, 0x0080 },    /* R1925  - AIF3TX1MIX Input 3 Volume */
+        { 0x00000786, 0x0000 },    /* R1926  - AIF3TX1MIX Input 4 Source */
+        { 0x00000787, 0x0080 },    /* R1927  - AIF3TX1MIX Input 4 Volume */
+        { 0x00000788, 0x0000 },    /* R1928  - AIF3TX2MIX Input 1 Source */
+        { 0x00000789, 0x0080 },    /* R1929  - AIF3TX2MIX Input 1 Volume */
+        { 0x0000078A, 0x0000 },    /* R1930  - AIF3TX2MIX Input 2 Source */
+        { 0x0000078B, 0x0080 },    /* R1931  - AIF3TX2MIX Input 2 Volume */
+        { 0x0000078C, 0x0000 },    /* R1932  - AIF3TX2MIX Input 3 Source */
+        { 0x0000078D, 0x0080 },    /* R1933  - AIF3TX2MIX Input 3 Volume */
+        { 0x0000078E, 0x0000 },    /* R1934  - AIF3TX2MIX Input 4 Source */
+        { 0x0000078F, 0x0080 },    /* R1935  - AIF3TX2MIX Input 4 Volume */
+        { 0x000007C0, 0x0000 },    /* R1984  - SLIMTX1MIX Input 1 Source */
+        { 0x000007C1, 0x0080 },    /* R1985  - SLIMTX1MIX Input 1 Volume */
+        { 0x000007C2, 0x0000 },    /* R1986  - SLIMTX1MIX Input 2 Source */
+        { 0x000007C3, 0x0080 },    /* R1987  - SLIMTX1MIX Input 2 Volume */
+        { 0x000007C4, 0x0000 },    /* R1988  - SLIMTX1MIX Input 3 Source */
+        { 0x000007C5, 0x0080 },    /* R1989  - SLIMTX1MIX Input 3 Volume */
+        { 0x000007C6, 0x0000 },    /* R1990  - SLIMTX1MIX Input 4 Source */
+        { 0x000007C7, 0x0080 },    /* R1991  - SLIMTX1MIX Input 4 Volume */
+        { 0x000007C8, 0x0000 },    /* R1992  - SLIMTX2MIX Input 1 Source */
+        { 0x000007C9, 0x0080 },    /* R1993  - SLIMTX2MIX Input 1 Volume */
+        { 0x000007CA, 0x0000 },    /* R1994  - SLIMTX2MIX Input 2 Source */
+        { 0x000007CB, 0x0080 },    /* R1995  - SLIMTX2MIX Input 2 Volume */
+        { 0x000007CC, 0x0000 },    /* R1996  - SLIMTX2MIX Input 3 Source */
+        { 0x000007CD, 0x0080 },    /* R1997  - SLIMTX2MIX Input 3 Volume */
+        { 0x000007CE, 0x0000 },    /* R1998  - SLIMTX2MIX Input 4 Source */
+        { 0x000007CF, 0x0080 },    /* R1999  - SLIMTX2MIX Input 4 Volume */
+        { 0x000007D0, 0x0000 },    /* R2000  - SLIMTX3MIX Input 1 Source */
+        { 0x000007D1, 0x0080 },    /* R2001  - SLIMTX3MIX Input 1 Volume */
+        { 0x000007D2, 0x0000 },    /* R2002  - SLIMTX3MIX Input 2 Source */
+        { 0x000007D3, 0x0080 },    /* R2003  - SLIMTX3MIX Input 2 Volume */
+        { 0x000007D4, 0x0000 },    /* R2004  - SLIMTX3MIX Input 3 Source */
+        { 0x000007D5, 0x0080 },    /* R2005  - SLIMTX3MIX Input 3 Volume */
+        { 0x000007D6, 0x0000 },    /* R2006  - SLIMTX3MIX Input 4 Source */
+        { 0x000007D7, 0x0080 },    /* R2007  - SLIMTX3MIX Input 4 Volume */
+        { 0x000007D8, 0x0000 },    /* R2008  - SLIMTX4MIX Input 1 Source */
+        { 0x000007D9, 0x0080 },    /* R2009  - SLIMTX4MIX Input 1 Volume */
+        { 0x000007DA, 0x0000 },    /* R2010  - SLIMTX4MIX Input 2 Source */
+        { 0x000007DB, 0x0080 },    /* R2011  - SLIMTX4MIX Input 2 Volume */
+        { 0x000007DC, 0x0000 },    /* R2012  - SLIMTX4MIX Input 3 Source */
+        { 0x000007DD, 0x0080 },    /* R2013  - SLIMTX4MIX Input 3 Volume */
+        { 0x000007DE, 0x0000 },    /* R2014  - SLIMTX4MIX Input 4 Source */
+        { 0x000007DF, 0x0080 },    /* R2015  - SLIMTX4MIX Input 4 Volume */
+        { 0x000007E0, 0x0000 },    /* R2016  - SLIMTX5MIX Input 1 Source */
+        { 0x000007E1, 0x0080 },    /* R2017  - SLIMTX5MIX Input 1 Volume */
+        { 0x000007E2, 0x0000 },    /* R2018  - SLIMTX5MIX Input 2 Source */
+        { 0x000007E3, 0x0080 },    /* R2019  - SLIMTX5MIX Input 2 Volume */
+        { 0x000007E4, 0x0000 },    /* R2020  - SLIMTX5MIX Input 3 Source */
+        { 0x000007E5, 0x0080 },    /* R2021  - SLIMTX5MIX Input 3 Volume */
+        { 0x000007E6, 0x0000 },    /* R2022  - SLIMTX5MIX Input 4 Source */
+        { 0x000007E7, 0x0080 },    /* R2023  - SLIMTX5MIX Input 4 Volume */
+        { 0x000007E8, 0x0000 },    /* R2024  - SLIMTX6MIX Input 1 Source */
+        { 0x000007E9, 0x0080 },    /* R2025  - SLIMTX6MIX Input 1 Volume */
+        { 0x000007EA, 0x0000 },    /* R2026  - SLIMTX6MIX Input 2 Source */
+        { 0x000007EB, 0x0080 },    /* R2027  - SLIMTX6MIX Input 2 Volume */
+        { 0x000007EC, 0x0000 },    /* R2028  - SLIMTX6MIX Input 3 Source */
+        { 0x000007ED, 0x0080 },    /* R2029  - SLIMTX6MIX Input 3 Volume */
+        { 0x000007EE, 0x0000 },    /* R2030  - SLIMTX6MIX Input 4 Source */
+        { 0x000007EF, 0x0080 },    /* R2031  - SLIMTX6MIX Input 4 Volume */
+        { 0x000007F0, 0x0000 },    /* R2032  - SLIMTX7MIX Input 1 Source */
+        { 0x000007F1, 0x0080 },    /* R2033  - SLIMTX7MIX Input 1 Volume */
+        { 0x000007F2, 0x0000 },    /* R2034  - SLIMTX7MIX Input 2 Source */
+        { 0x000007F3, 0x0080 },    /* R2035  - SLIMTX7MIX Input 2 Volume */
+        { 0x000007F4, 0x0000 },    /* R2036  - SLIMTX7MIX Input 3 Source */
+        { 0x000007F5, 0x0080 },    /* R2037  - SLIMTX7MIX Input 3 Volume */
+        { 0x000007F6, 0x0000 },    /* R2038  - SLIMTX7MIX Input 4 Source */
+        { 0x000007F7, 0x0080 },    /* R2039  - SLIMTX7MIX Input 4 Volume */
+        { 0x000007F8, 0x0000 },    /* R2040  - SLIMTX8MIX Input 1 Source */
+        { 0x000007F9, 0x0080 },    /* R2041  - SLIMTX8MIX Input 1 Volume */
+        { 0x000007FA, 0x0000 },    /* R2042  - SLIMTX8MIX Input 2 Source */
+        { 0x000007FB, 0x0080 },    /* R2043  - SLIMTX8MIX Input 2 Volume */
+        { 0x000007FC, 0x0000 },    /* R2044  - SLIMTX8MIX Input 3 Source */
+        { 0x000007FD, 0x0080 },    /* R2045  - SLIMTX8MIX Input 3 Volume */
+        { 0x000007FE, 0x0000 },    /* R2046  - SLIMTX8MIX Input 4 Source */
+        { 0x000007FF, 0x0080 },    /* R2047  - SLIMTX8MIX Input 4 Volume */
+        { 0x00000880, 0x0000 },    /* R2176  - EQ1MIX Input 1 Source */
+        { 0x00000881, 0x0080 },    /* R2177  - EQ1MIX Input 1 Volume */
+        { 0x00000882, 0x0000 },    /* R2178  - EQ1MIX Input 2 Source */
+        { 0x00000883, 0x0080 },    /* R2179  - EQ1MIX Input 2 Volume */
+        { 0x00000884, 0x0000 },    /* R2180  - EQ1MIX Input 3 Source */
+        { 0x00000885, 0x0080 },    /* R2181  - EQ1MIX Input 3 Volume */
+        { 0x00000886, 0x0000 },    /* R2182  - EQ1MIX Input 4 Source */
+        { 0x00000887, 0x0080 },    /* R2183  - EQ1MIX Input 4 Volume */
+        { 0x00000888, 0x0000 },    /* R2184  - EQ2MIX Input 1 Source */
+        { 0x00000889, 0x0080 },    /* R2185  - EQ2MIX Input 1 Volume */
+        { 0x0000088A, 0x0000 },    /* R2186  - EQ2MIX Input 2 Source */
+        { 0x0000088B, 0x0080 },    /* R2187  - EQ2MIX Input 2 Volume */
+        { 0x0000088C, 0x0000 },    /* R2188  - EQ2MIX Input 3 Source */
+        { 0x0000088D, 0x0080 },    /* R2189  - EQ2MIX Input 3 Volume */
+        { 0x0000088E, 0x0000 },    /* R2190  - EQ2MIX Input 4 Source */
+        { 0x0000088F, 0x0080 },    /* R2191  - EQ2MIX Input 4 Volume */
+        { 0x00000890, 0x0000 },    /* R2192  - EQ3MIX Input 1 Source */
+        { 0x00000891, 0x0080 },    /* R2193  - EQ3MIX Input 1 Volume */
+        { 0x00000892, 0x0000 },    /* R2194  - EQ3MIX Input 2 Source */
+        { 0x00000893, 0x0080 },    /* R2195  - EQ3MIX Input 2 Volume */
+        { 0x00000894, 0x0000 },    /* R2196  - EQ3MIX Input 3 Source */
+        { 0x00000895, 0x0080 },    /* R2197  - EQ3MIX Input 3 Volume */
+        { 0x00000896, 0x0000 },    /* R2198  - EQ3MIX Input 4 Source */
+        { 0x00000897, 0x0080 },    /* R2199  - EQ3MIX Input 4 Volume */
+        { 0x00000898, 0x0000 },    /* R2200  - EQ4MIX Input 1 Source */
+        { 0x00000899, 0x0080 },    /* R2201  - EQ4MIX Input 1 Volume */
+        { 0x0000089A, 0x0000 },    /* R2202  - EQ4MIX Input 2 Source */
+        { 0x0000089B, 0x0080 },    /* R2203  - EQ4MIX Input 2 Volume */
+        { 0x0000089C, 0x0000 },    /* R2204  - EQ4MIX Input 3 Source */
+        { 0x0000089D, 0x0080 },    /* R2205  - EQ4MIX Input 3 Volume */
+        { 0x0000089E, 0x0000 },    /* R2206  - EQ4MIX Input 4 Source */
+        { 0x0000089F, 0x0080 },    /* R2207  - EQ4MIX Input 4 Volume */
+        { 0x000008C0, 0x0000 },    /* R2240  - DRC1LMIX Input 1 Source */
+        { 0x000008C1, 0x0080 },    /* R2241  - DRC1LMIX Input 1 Volume */
+        { 0x000008C2, 0x0000 },    /* R2242  - DRC1LMIX Input 2 Source */
+        { 0x000008C3, 0x0080 },    /* R2243  - DRC1LMIX Input 2 Volume */
+        { 0x000008C4, 0x0000 },    /* R2244  - DRC1LMIX Input 3 Source */
+        { 0x000008C5, 0x0080 },    /* R2245  - DRC1LMIX Input 3 Volume */
+        { 0x000008C6, 0x0000 },    /* R2246  - DRC1LMIX Input 4 Source */
+        { 0x000008C7, 0x0080 },    /* R2247  - DRC1LMIX Input 4 Volume */
+        { 0x000008C8, 0x0000 },    /* R2248  - DRC1RMIX Input 1 Source */
+        { 0x000008C9, 0x0080 },    /* R2249  - DRC1RMIX Input 1 Volume */
+        { 0x000008CA, 0x0000 },    /* R2250  - DRC1RMIX Input 2 Source */
+        { 0x000008CB, 0x0080 },    /* R2251  - DRC1RMIX Input 2 Volume */
+        { 0x000008CC, 0x0000 },    /* R2252  - DRC1RMIX Input 3 Source */
+        { 0x000008CD, 0x0080 },    /* R2253  - DRC1RMIX Input 3 Volume */
+        { 0x000008CE, 0x0000 },    /* R2254  - DRC1RMIX Input 4 Source */
+        { 0x000008CF, 0x0080 },    /* R2255  - DRC1RMIX Input 4 Volume */
+        { 0x000008D0, 0x0000 },    /* R2256  - DRC2LMIX Input 1 Source */
+        { 0x000008D1, 0x0080 },    /* R2257  - DRC2LMIX Input 1 Volume */
+        { 0x000008D2, 0x0000 },    /* R2258  - DRC2LMIX Input 2 Source */
+        { 0x000008D3, 0x0080 },    /* R2259  - DRC2LMIX Input 2 Volume */
+        { 0x000008D4, 0x0000 },    /* R2260  - DRC2LMIX Input 3 Source */
+        { 0x000008D5, 0x0080 },    /* R2261  - DRC2LMIX Input 3 Volume */
+        { 0x000008D6, 0x0000 },    /* R2262  - DRC2LMIX Input 4 Source */
+        { 0x000008D7, 0x0080 },    /* R2263  - DRC2LMIX Input 4 Volume */
+        { 0x000008D8, 0x0000 },    /* R2264  - DRC2RMIX Input 1 Source */
+        { 0x000008D9, 0x0080 },    /* R2265  - DRC2RMIX Input 1 Volume */
+        { 0x000008DA, 0x0000 },    /* R2266  - DRC2RMIX Input 2 Source */
+        { 0x000008DB, 0x0080 },    /* R2267  - DRC2RMIX Input 2 Volume */
+        { 0x000008DC, 0x0000 },    /* R2268  - DRC2RMIX Input 3 Source */
+        { 0x000008DD, 0x0080 },    /* R2269  - DRC2RMIX Input 3 Volume */
+        { 0x000008DE, 0x0000 },    /* R2270  - DRC2RMIX Input 4 Source */
+        { 0x000008DF, 0x0080 },    /* R2271  - DRC2RMIX Input 4 Volume */
+        { 0x00000900, 0x0000 },    /* R2304  - HPLP1MIX Input 1 Source */
+        { 0x00000901, 0x0080 },    /* R2305  - HPLP1MIX Input 1 Volume */
+        { 0x00000902, 0x0000 },    /* R2306  - HPLP1MIX Input 2 Source */
+        { 0x00000903, 0x0080 },    /* R2307  - HPLP1MIX Input 2 Volume */
+        { 0x00000904, 0x0000 },    /* R2308  - HPLP1MIX Input 3 Source */
+        { 0x00000905, 0x0080 },    /* R2309  - HPLP1MIX Input 3 Volume */
+        { 0x00000906, 0x0000 },    /* R2310  - HPLP1MIX Input 4 Source */
+        { 0x00000907, 0x0080 },    /* R2311  - HPLP1MIX Input 4 Volume */
+        { 0x00000908, 0x0000 },    /* R2312  - HPLP2MIX Input 1 Source */
+        { 0x00000909, 0x0080 },    /* R2313  - HPLP2MIX Input 1 Volume */
+        { 0x0000090A, 0x0000 },    /* R2314  - HPLP2MIX Input 2 Source */
+        { 0x0000090B, 0x0080 },    /* R2315  - HPLP2MIX Input 2 Volume */
+        { 0x0000090C, 0x0000 },    /* R2316  - HPLP2MIX Input 3 Source */
+        { 0x0000090D, 0x0080 },    /* R2317  - HPLP2MIX Input 3 Volume */
+        { 0x0000090E, 0x0000 },    /* R2318  - HPLP2MIX Input 4 Source */
+        { 0x0000090F, 0x0080 },    /* R2319  - HPLP2MIX Input 4 Volume */
+        { 0x00000910, 0x0000 },    /* R2320  - HPLP3MIX Input 1 Source */
+        { 0x00000911, 0x0080 },    /* R2321  - HPLP3MIX Input 1 Volume */
+        { 0x00000912, 0x0000 },    /* R2322  - HPLP3MIX Input 2 Source */
+        { 0x00000913, 0x0080 },    /* R2323  - HPLP3MIX Input 2 Volume */
+        { 0x00000914, 0x0000 },    /* R2324  - HPLP3MIX Input 3 Source */
+        { 0x00000915, 0x0080 },    /* R2325  - HPLP3MIX Input 3 Volume */
+        { 0x00000916, 0x0000 },    /* R2326  - HPLP3MIX Input 4 Source */
+        { 0x00000917, 0x0080 },    /* R2327  - HPLP3MIX Input 4 Volume */
+        { 0x00000918, 0x0000 },    /* R2328  - HPLP4MIX Input 1 Source */
+        { 0x00000919, 0x0080 },    /* R2329  - HPLP4MIX Input 1 Volume */
+        { 0x0000091A, 0x0000 },    /* R2330  - HPLP4MIX Input 2 Source */
+        { 0x0000091B, 0x0080 },    /* R2331  - HPLP4MIX Input 2 Volume */
+        { 0x0000091C, 0x0000 },    /* R2332  - HPLP4MIX Input 3 Source */
+        { 0x0000091D, 0x0080 },    /* R2333  - HPLP4MIX Input 3 Volume */
+        { 0x0000091E, 0x0000 },    /* R2334  - HPLP4MIX Input 4 Source */
+        { 0x0000091F, 0x0080 },    /* R2335  - HPLP4MIX Input 4 Volume */
+        { 0x00000940, 0x0000 },    /* R2368  - DSP1LMIX Input 1 Source */
+        { 0x00000941, 0x0080 },    /* R2369  - DSP1LMIX Input 1 Volume */
+        { 0x00000942, 0x0000 },    /* R2370  - DSP1LMIX Input 2 Source */
+        { 0x00000943, 0x0080 },    /* R2371  - DSP1LMIX Input 2 Volume */
+        { 0x00000944, 0x0000 },    /* R2372  - DSP1LMIX Input 3 Source */
+        { 0x00000945, 0x0080 },    /* R2373  - DSP1LMIX Input 3 Volume */
+        { 0x00000946, 0x0000 },    /* R2374  - DSP1LMIX Input 4 Source */
+        { 0x00000947, 0x0080 },    /* R2375  - DSP1LMIX Input 4 Volume */
+        { 0x00000948, 0x0000 },    /* R2376  - DSP1RMIX Input 1 Source */
+        { 0x00000949, 0x0080 },    /* R2377  - DSP1RMIX Input 1 Volume */
+        { 0x0000094A, 0x0000 },    /* R2378  - DSP1RMIX Input 2 Source */
+        { 0x0000094B, 0x0080 },    /* R2379  - DSP1RMIX Input 2 Volume */
+        { 0x0000094C, 0x0000 },    /* R2380  - DSP1RMIX Input 3 Source */
+        { 0x0000094D, 0x0080 },    /* R2381  - DSP1RMIX Input 3 Volume */
+        { 0x0000094E, 0x0000 },    /* R2382  - DSP1RMIX Input 4 Source */
+        { 0x0000094F, 0x0080 },    /* R2383  - DSP1RMIX Input 4 Volume */
+        { 0x00000950, 0x0000 },    /* R2384  - DSP1AUX1MIX Input 1 Source */
+        { 0x00000958, 0x0000 },    /* R2392  - DSP1AUX2MIX Input 1 Source */
+        { 0x00000960, 0x0000 },    /* R2400  - DSP1AUX3MIX Input 1 Source */
+        { 0x00000968, 0x0000 },    /* R2408  - DSP1AUX4MIX Input 1 Source */
+        { 0x00000970, 0x0000 },    /* R2416  - DSP1AUX5MIX Input 1 Source */
+        { 0x00000978, 0x0000 },    /* R2424  - DSP1AUX6MIX Input 1 Source */
+        { 0x00000980, 0x0000 },    /* R2432  - DSP2LMIX Input 1 Source */
+        { 0x00000981, 0x0080 },    /* R2433  - DSP2LMIX Input 1 Volume */
+        { 0x00000982, 0x0000 },    /* R2434  - DSP2LMIX Input 2 Source */
+        { 0x00000983, 0x0080 },    /* R2435  - DSP2LMIX Input 2 Volume */
+        { 0x00000984, 0x0000 },    /* R2436  - DSP2LMIX Input 3 Source */
+        { 0x00000985, 0x0080 },    /* R2437  - DSP2LMIX Input 3 Volume */
+        { 0x00000986, 0x0000 },    /* R2438  - DSP2LMIX Input 4 Source */
+        { 0x00000987, 0x0080 },    /* R2439  - DSP2LMIX Input 4 Volume */
+        { 0x00000988, 0x0000 },    /* R2440  - DSP2RMIX Input 1 Source */
+        { 0x00000989, 0x0080 },    /* R2441  - DSP2RMIX Input 1 Volume */
+        { 0x0000098A, 0x0000 },    /* R2442  - DSP2RMIX Input 2 Source */
+        { 0x0000098B, 0x0080 },    /* R2443  - DSP2RMIX Input 2 Volume */
+        { 0x0000098C, 0x0000 },    /* R2444  - DSP2RMIX Input 3 Source */
+        { 0x0000098D, 0x0080 },    /* R2445  - DSP2RMIX Input 3 Volume */
+        { 0x0000098E, 0x0000 },    /* R2446  - DSP2RMIX Input 4 Source */
+        { 0x0000098F, 0x0080 },    /* R2447  - DSP2RMIX Input 4 Volume */
+        { 0x00000990, 0x0000 },    /* R2448  - DSP2AUX1MIX Input 1 Source */
+        { 0x00000998, 0x0000 },    /* R2456  - DSP2AUX2MIX Input 1 Source */
+        { 0x000009A0, 0x0000 },    /* R2464  - DSP2AUX3MIX Input 1 Source */
+        { 0x000009A8, 0x0000 },    /* R2472  - DSP2AUX4MIX Input 1 Source */
+        { 0x000009B0, 0x0000 },    /* R2480  - DSP2AUX5MIX Input 1 Source */
+        { 0x000009B8, 0x0000 },    /* R2488  - DSP2AUX6MIX Input 1 Source */
+        { 0x000009C0, 0x0000 },    /* R2496  - DSP3LMIX Input 1 Source */
+        { 0x000009C1, 0x0080 },    /* R2497  - DSP3LMIX Input 1 Volume */
+        { 0x000009C2, 0x0000 },    /* R2498  - DSP3LMIX Input 2 Source */
+        { 0x000009C3, 0x0080 },    /* R2499  - DSP3LMIX Input 2 Volume */
+        { 0x000009C4, 0x0000 },    /* R2500  - DSP3LMIX Input 3 Source */
+        { 0x000009C5, 0x0080 },    /* R2501  - DSP3LMIX Input 3 Volume */
+        { 0x000009C6, 0x0000 },    /* R2502  - DSP3LMIX Input 4 Source */
+        { 0x000009C7, 0x0080 },    /* R2503  - DSP3LMIX Input 4 Volume */
+        { 0x000009C8, 0x0000 },    /* R2504  - DSP3RMIX Input 1 Source */
+        { 0x000009C9, 0x0080 },    /* R2505  - DSP3RMIX Input 1 Volume */
+        { 0x000009CA, 0x0000 },    /* R2506  - DSP3RMIX Input 2 Source */
+        { 0x000009CB, 0x0080 },    /* R2507  - DSP3RMIX Input 2 Volume */
+        { 0x000009CC, 0x0000 },    /* R2508  - DSP3RMIX Input 3 Source */
+        { 0x000009CD, 0x0080 },    /* R2509  - DSP3RMIX Input 3 Volume */
+        { 0x000009CE, 0x0000 },    /* R2510  - DSP3RMIX Input 4 Source */
+        { 0x000009CF, 0x0080 },    /* R2511  - DSP3RMIX Input 4 Volume */
+        { 0x000009D0, 0x0000 },    /* R2512  - DSP3AUX1MIX Input 1 Source */
+        { 0x000009D8, 0x0000 },    /* R2520  - DSP3AUX2MIX Input 1 Source */
+        { 0x000009E0, 0x0000 },    /* R2528  - DSP3AUX3MIX Input 1 Source */
+        { 0x000009E8, 0x0000 },    /* R2536  - DSP3AUX4MIX Input 1 Source */
+        { 0x000009F0, 0x0000 },    /* R2544  - DSP3AUX5MIX Input 1 Source */
+        { 0x000009F8, 0x0000 },    /* R2552  - DSP3AUX6MIX Input 1 Source */
+        { 0x00000A00, 0x0000 },    /* R2560  - DSP4LMIX Input 1 Source */
+        { 0x00000A01, 0x0080 },    /* R2561  - DSP4LMIX Input 1 Volume */
+        { 0x00000A02, 0x0000 },    /* R2562  - DSP4LMIX Input 2 Source */
+        { 0x00000A03, 0x0080 },    /* R2563  - DSP4LMIX Input 2 Volume */
+        { 0x00000A04, 0x0000 },    /* R2564  - DSP4LMIX Input 3 Source */
+        { 0x00000A05, 0x0080 },    /* R2565  - DSP4LMIX Input 3 Volume */
+        { 0x00000A06, 0x0000 },    /* R2566  - DSP4LMIX Input 4 Source */
+        { 0x00000A07, 0x0080 },    /* R2567  - DSP4LMIX Input 4 Volume */
+        { 0x00000A08, 0x0000 },    /* R2568  - DSP4RMIX Input 1 Source */
+        { 0x00000A09, 0x0080 },    /* R2569  - DSP4RMIX Input 1 Volume */
+        { 0x00000A0A, 0x0000 },    /* R2570  - DSP4RMIX Input 2 Source */
+        { 0x00000A0B, 0x0080 },    /* R2571  - DSP4RMIX Input 2 Volume */
+        { 0x00000A0C, 0x0000 },    /* R2572  - DSP4RMIX Input 3 Source */
+        { 0x00000A0D, 0x0080 },    /* R2573  - DSP4RMIX Input 3 Volume */
+        { 0x00000A0E, 0x0000 },    /* R2574  - DSP4RMIX Input 4 Source */
+        { 0x00000A0F, 0x0080 },    /* R2575  - DSP4RMIX Input 4 Volume */
+        { 0x00000A10, 0x0000 },    /* R2576  - DSP4AUX1MIX Input 1 Source */
+        { 0x00000A18, 0x0000 },    /* R2584  - DSP4AUX2MIX Input 1 Source */
+        { 0x00000A20, 0x0000 },    /* R2592  - DSP4AUX3MIX Input 1 Source */
+        { 0x00000A28, 0x0000 },    /* R2600  - DSP4AUX4MIX Input 1 Source */
+        { 0x00000A30, 0x0000 },    /* R2608  - DSP4AUX5MIX Input 1 Source */
+        { 0x00000A38, 0x0000 },    /* R2616  - DSP4AUX6MIX Input 1 Source */
+        { 0x00000A80, 0x0000 },    /* R2688  - ASRC1LMIX Input 1 Source */
+        { 0x00000A88, 0x0000 },    /* R2696  - ASRC1RMIX Input 1 Source */
+        { 0x00000A90, 0x0000 },    /* R2704  - ASRC2LMIX Input 1 Source */
+        { 0x00000A98, 0x0000 },    /* R2712  - ASRC2RMIX Input 1 Source */
+        { 0x00000B00, 0x0000 },    /* R2816  - ISRC1DEC1MIX Input 1 Source */
+        { 0x00000B08, 0x0000 },    /* R2824  - ISRC1DEC2MIX Input 1 Source */
+        { 0x00000B10, 0x0000 },    /* R2832  - ISRC1DEC3MIX Input 1 Source */
+        { 0x00000B18, 0x0000 },    /* R2840  - ISRC1DEC4MIX Input 1 Source */
+        { 0x00000B20, 0x0000 },    /* R2848  - ISRC1INT1MIX Input 1 Source */
+        { 0x00000B28, 0x0000 },    /* R2856  - ISRC1INT2MIX Input 1 Source */
+        { 0x00000B30, 0x0000 },    /* R2864  - ISRC1INT3MIX Input 1 Source */
+        { 0x00000B38, 0x0000 },    /* R2872  - ISRC1INT4MIX Input 1 Source */
+        { 0x00000B40, 0x0000 },    /* R2880  - ISRC2DEC1MIX Input 1 Source */
+        { 0x00000B48, 0x0000 },    /* R2888  - ISRC2DEC2MIX Input 1 Source */
+        { 0x00000B50, 0x0000 },    /* R2896  - ISRC2DEC3MIX Input 1 Source */
+        { 0x00000B58, 0x0000 },    /* R2904  - ISRC2DEC4MIX Input 1 Source */
+        { 0x00000B60, 0x0000 },    /* R2912  - ISRC2INT1MIX Input 1 Source */
+        { 0x00000B68, 0x0000 },    /* R2920  - ISRC2INT2MIX Input 1 Source */
+        { 0x00000B70, 0x0000 },    /* R2928  - ISRC2INT3MIX Input 1 Source */
+        { 0x00000B78, 0x0000 },    /* R2936  - ISRC2INT4MIX Input 1 Source */
+        { 0x00000B80, 0x0000 },    /* R2944  - ISRC3DEC1MIX Input 1 Source */
+        { 0x00000B88, 0x0000 },    /* R2952  - ISRC3DEC2MIX Input 1 Source */
+        { 0x00000B90, 0x0000 },    /* R2960  - ISRC3DEC3MIX Input 1 Source */
+        { 0x00000B98, 0x0000 },    /* R2968  - ISRC3DEC4MIX Input 1 Source */
+        { 0x00000BA0, 0x0000 },    /* R2976  - ISRC3INT1MIX Input 1 Source */
+        { 0x00000BA8, 0x0000 },    /* R2984  - ISRC3INT2MIX Input 1 Source */
+        { 0x00000BB0, 0x0000 },    /* R2992  - ISRC3INT3MIX Input 1 Source */
+        { 0x00000BB8, 0x0000 },    /* R3000  - ISRC3INT4MIX Input 1 Source */
+        { 0x00000C00, 0xA101 },    /* R3072  - GPIO1 CTRL */
+        { 0x00000C01, 0xA101 },    /* R3073  - GPIO2 CTRL */
+        { 0x00000C02, 0xA101 },    /* R3074  - GPIO3 CTRL */
+        { 0x00000C03, 0xA101 },    /* R3075  - GPIO4 CTRL */
+        { 0x00000C04, 0xA101 },    /* R3076  - GPIO5 CTRL */
+        { 0x00000C0F, 0x0400 },    /* R3087  - IRQ CTRL 1 */
+        { 0x00000C10, 0x1000 },    /* R3088  - GPIO Debounce Config */
+        { 0x00000C20, 0x8002 },    /* R3104  - Misc Pad Ctrl 1 */
+        { 0x00000C21, 0x8001 },    /* R3105  - Misc Pad Ctrl 2 */
+        { 0x00000C22, 0x0000 },    /* R3106  - Misc Pad Ctrl 3 */
+        { 0x00000C23, 0x0000 },    /* R3107  - Misc Pad Ctrl 4 */
+        { 0x00000C24, 0x0000 },    /* R3108  - Misc Pad Ctrl 5 */
+        { 0x00000C25, 0x0000 },    /* R3109  - Misc Pad Ctrl 6 */
+        { 0x00000C30, 0x8282 },    /* R3120  - Misc Pad Ctrl 7 */
+        { 0x00000C31, 0x0082 },    /* R3121  - Misc Pad Ctrl 8 */
+        { 0x00000C32, 0x8282 },    /* R3122  - Misc Pad Ctrl 9 */
+        { 0x00000C33, 0x8282 },    /* R3123  - Misc Pad Ctrl 10 */
+        { 0x00000C34, 0x8282 },    /* R3124  - Misc Pad Ctrl 11 */
+        { 0x00000C35, 0x8282 },    /* R3125  - Misc Pad Ctrl 12 */
+        { 0x00000C36, 0x8282 },    /* R3126  - Misc Pad Ctrl 13 */
+        { 0x00000C37, 0x8282 },    /* R3127  - Misc Pad Ctrl 14 */
+        { 0x00000C38, 0x8282 },    /* R3128  - Misc Pad Ctrl 15 */
+        { 0x00000C39, 0x8282 },    /* R3129  - Misc Pad Ctrl 16 */
+        { 0x00000C3A, 0x8282 },    /* R3130  - Misc Pad Ctrl 17 */
+        { 0x00000C3B, 0x8282 },    /* R3131  - Misc Pad Ctrl 18 */
+        { 0x00000D08, 0xFFFF },    /* R3336  - Interrupt Status 1 Mask */
+        { 0x00000D09, 0xFFFF },    /* R3337  - Interrupt Status 2 Mask */
+        { 0x00000D0A, 0xFFFF },    /* R3338  - Interrupt Status 3 Mask */
+        { 0x00000D0B, 0xFFFF },    /* R3339  - Interrupt Status 4 Mask */
+        { 0x00000D0C, 0xFEFF },    /* R3340  - Interrupt Status 5 Mask */
+        { 0x00000D0F, 0x0000 },    /* R3343  - Interrupt Control */
+        { 0x00000D18, 0xFFFF },    /* R3352  - IRQ2 Status 1 Mask */
+        { 0x00000D19, 0xFFFF },    /* R3353  - IRQ2 Status 2 Mask */
+        { 0x00000D1A, 0xFFFF },    /* R3354  - IRQ2 Status 3 Mask */
+        { 0x00000D1B, 0xFFFF },    /* R3355  - IRQ2 Status 4 Mask */
+        { 0x00000D1C, 0xFFFF },    /* R3356  - IRQ2 Status 5 Mask */
+        { 0x00000D1F, 0x0000 },    /* R3359  - IRQ2 Control */
+        { 0x00000D50, 0x0000 },    /* R3408  - AOD wkup and trig */
+        { 0x00000D53, 0xFFFF },    /* R3411  - AOD IRQ Mask IRQ1 */
+        { 0x00000D54, 0xFFFF },    /* R3412  - AOD IRQ Mask IRQ2 */
+        { 0x00000D56, 0x0000 },    /* R3414  - Jack detect debounce */
+        { 0x00000E00, 0x0000 },    /* R3584  - FX_Ctrl1 */
+        { 0x00000E01, 0x0000 },    /* R3585  - FX_Ctrl2 */
+        { 0x00000E10, 0x6318 },    /* R3600  - EQ1_1 */
+        { 0x00000E11, 0x6300 },    /* R3601  - EQ1_2 */
+        { 0x00000E12, 0x0FC8 },    /* R3602  - EQ1_3 */
+        { 0x00000E13, 0x03FE },    /* R3603  - EQ1_4 */
+        { 0x00000E14, 0x00E0 },    /* R3604  - EQ1_5 */
+        { 0x00000E15, 0x1EC4 },    /* R3605  - EQ1_6 */
+        { 0x00000E16, 0xF136 },    /* R3606  - EQ1_7 */
+        { 0x00000E17, 0x0409 },    /* R3607  - EQ1_8 */
+        { 0x00000E18, 0x04CC },    /* R3608  - EQ1_9 */
+        { 0x00000E19, 0x1C9B },    /* R3609  - EQ1_10 */
+        { 0x00000E1A, 0xF337 },    /* R3610  - EQ1_11 */
+        { 0x00000E1B, 0x040B },    /* R3611  - EQ1_12 */
+        { 0x00000E1C, 0x0CBB },    /* R3612  - EQ1_13 */
+        { 0x00000E1D, 0x16F8 },    /* R3613  - EQ1_14 */
+        { 0x00000E1E, 0xF7D9 },    /* R3614  - EQ1_15 */
+        { 0x00000E1F, 0x040A },    /* R3615  - EQ1_16 */
+        { 0x00000E20, 0x1F14 },    /* R3616  - EQ1_17 */
+        { 0x00000E21, 0x058C },    /* R3617  - EQ1_18 */
+        { 0x00000E22, 0x0563 },    /* R3618  - EQ1_19 */
+        { 0x00000E23, 0x4000 },    /* R3619  - EQ1_20 */
+        { 0x00000E24, 0x0B75 },    /* R3620  - EQ1_21 */
+        { 0x00000E26, 0x6318 },    /* R3622  - EQ2_1 */
+        { 0x00000E27, 0x6300 },    /* R3623  - EQ2_2 */
+        { 0x00000E28, 0x0FC8 },    /* R3624  - EQ2_3 */
+        { 0x00000E29, 0x03FE },    /* R3625  - EQ2_4 */
+        { 0x00000E2A, 0x00E0 },    /* R3626  - EQ2_5 */
+        { 0x00000E2B, 0x1EC4 },    /* R3627  - EQ2_6 */
+        { 0x00000E2C, 0xF136 },    /* R3628  - EQ2_7 */
+        { 0x00000E2D, 0x0409 },    /* R3629  - EQ2_8 */
+        { 0x00000E2E, 0x04CC },    /* R3630  - EQ2_9 */
+        { 0x00000E2F, 0x1C9B },    /* R3631  - EQ2_10 */
+        { 0x00000E30, 0xF337 },    /* R3632  - EQ2_11 */
+        { 0x00000E31, 0x040B },    /* R3633  - EQ2_12 */
+        { 0x00000E32, 0x0CBB },    /* R3634  - EQ2_13 */
+        { 0x00000E33, 0x16F8 },    /* R3635  - EQ2_14 */
+        { 0x00000E34, 0xF7D9 },    /* R3636  - EQ2_15 */
+        { 0x00000E35, 0x040A },    /* R3637  - EQ2_16 */
+        { 0x00000E36, 0x1F14 },    /* R3638  - EQ2_17 */
+        { 0x00000E37, 0x058C },    /* R3639  - EQ2_18 */
+        { 0x00000E38, 0x0563 },    /* R3640  - EQ2_19 */
+        { 0x00000E39, 0x4000 },    /* R3641  - EQ2_20 */
+        { 0x00000E3A, 0x0B75 },    /* R3642  - EQ2_21 */
+        { 0x00000E3C, 0x6318 },    /* R3644  - EQ3_1 */
+        { 0x00000E3D, 0x6300 },    /* R3645  - EQ3_2 */
+        { 0x00000E3E, 0x0FC8 },    /* R3646  - EQ3_3 */
+        { 0x00000E3F, 0x03FE },    /* R3647  - EQ3_4 */
+        { 0x00000E40, 0x00E0 },    /* R3648  - EQ3_5 */
+        { 0x00000E41, 0x1EC4 },    /* R3649  - EQ3_6 */
+        { 0x00000E42, 0xF136 },    /* R3650  - EQ3_7 */
+        { 0x00000E43, 0x0409 },    /* R3651  - EQ3_8 */
+        { 0x00000E44, 0x04CC },    /* R3652  - EQ3_9 */
+        { 0x00000E45, 0x1C9B },    /* R3653  - EQ3_10 */
+        { 0x00000E46, 0xF337 },    /* R3654  - EQ3_11 */
+        { 0x00000E47, 0x040B },    /* R3655  - EQ3_12 */
+        { 0x00000E48, 0x0CBB },    /* R3656  - EQ3_13 */
+        { 0x00000E49, 0x16F8 },    /* R3657  - EQ3_14 */
+        { 0x00000E4A, 0xF7D9 },    /* R3658  - EQ3_15 */
+        { 0x00000E4B, 0x040A },    /* R3659  - EQ3_16 */
+        { 0x00000E4C, 0x1F14 },    /* R3660  - EQ3_17 */
+        { 0x00000E4D, 0x058C },    /* R3661  - EQ3_18 */
+        { 0x00000E4E, 0x0563 },    /* R3662  - EQ3_19 */
+        { 0x00000E4F, 0x4000 },    /* R3663  - EQ3_20 */
+        { 0x00000E50, 0x0B75 },    /* R3664  - EQ3_21 */
+        { 0x00000E52, 0x6318 },    /* R3666  - EQ4_1 */
+        { 0x00000E53, 0x6300 },    /* R3667  - EQ4_2 */
+        { 0x00000E54, 0x0FC8 },    /* R3668  - EQ4_3 */
+        { 0x00000E55, 0x03FE },    /* R3669  - EQ4_4 */
+        { 0x00000E56, 0x00E0 },    /* R3670  - EQ4_5 */
+        { 0x00000E57, 0x1EC4 },    /* R3671  - EQ4_6 */
+        { 0x00000E58, 0xF136 },    /* R3672  - EQ4_7 */
+        { 0x00000E59, 0x0409 },    /* R3673  - EQ4_8 */
+        { 0x00000E5A, 0x04CC },    /* R3674  - EQ4_9 */
+        { 0x00000E5B, 0x1C9B },    /* R3675  - EQ4_10 */
+        { 0x00000E5C, 0xF337 },    /* R3676  - EQ4_11 */
+        { 0x00000E5D, 0x040B },    /* R3677  - EQ4_12 */
+        { 0x00000E5E, 0x0CBB },    /* R3678  - EQ4_13 */
+        { 0x00000E5F, 0x16F8 },    /* R3679  - EQ4_14 */
+        { 0x00000E60, 0xF7D9 },    /* R3680  - EQ4_15 */
+        { 0x00000E61, 0x040A },    /* R3681  - EQ4_16 */
+        { 0x00000E62, 0x1F14 },    /* R3682  - EQ4_17 */
+        { 0x00000E63, 0x058C },    /* R3683  - EQ4_18 */
+        { 0x00000E64, 0x0563 },    /* R3684  - EQ4_19 */
+        { 0x00000E65, 0x4000 },    /* R3685  - EQ4_20 */
+        { 0x00000E66, 0x0B75 },    /* R3686  - EQ4_21 */
+        { 0x00000E80, 0x0018 },    /* R3712  - DRC1 ctrl1 */
+        { 0x00000E81, 0x0933 },    /* R3713  - DRC1 ctrl2 */
+        { 0x00000E82, 0x0018 },    /* R3714  - DRC1 ctrl3 */
+        { 0x00000E83, 0x0000 },    /* R3715  - DRC1 ctrl4 */
+        { 0x00000E84, 0x0000 },    /* R3716  - DRC1 ctrl5 */
+        { 0x00000E89, 0x0018 },    /* R3721  - DRC2 ctrl1 */
+        { 0x00000E8A, 0x0933 },    /* R3722  - DRC2 ctrl2 */
+        { 0x00000E8B, 0x0018 },    /* R3723  - DRC2 ctrl3 */
+        { 0x00000E8C, 0x0000 },    /* R3724  - DRC2 ctrl4 */
+        { 0x00000E8D, 0x0000 },    /* R3725  - DRC2 ctrl5 */
+        { 0x00000EC0, 0x0000 },    /* R3776  - HPLPF1_1 */
+        { 0x00000EC1, 0x0000 },    /* R3777  - HPLPF1_2 */
+        { 0x00000EC4, 0x0000 },    /* R3780  - HPLPF2_1 */
+        { 0x00000EC5, 0x0000 },    /* R3781  - HPLPF2_2 */
+        { 0x00000EC8, 0x0000 },    /* R3784  - HPLPF3_1 */
+        { 0x00000EC9, 0x0000 },    /* R3785  - HPLPF3_2 */
+        { 0x00000ECC, 0x0000 },    /* R3788  - HPLPF4_1 */
+        { 0x00000ECD, 0x0000 },    /* R3789  - HPLPF4_2 */
+        { 0x00000EE0, 0x0000 },    /* R3808  - ASRC_ENABLE */
+        { 0x00000EE2, 0x0000 },    /* R3810  - ASRC_RATE1 */
+        { 0x00000EF0, 0x0000 },    /* R3824  - ISRC 1 CTRL 1 */
+        { 0x00000EF1, 0x0000 },    /* R3825  - ISRC 1 CTRL 2 */
+        { 0x00000EF2, 0x0000 },    /* R3826  - ISRC 1 CTRL 3 */
+        { 0x00000EF3, 0x0000 },    /* R3827  - ISRC 2 CTRL 1 */
+        { 0x00000EF4, 0x0000 },    /* R3828  - ISRC 2 CTRL 2 */
+        { 0x00000EF5, 0x0000 },    /* R3829  - ISRC 2 CTRL 3 */
+        { 0x00000EF6, 0x0000 },    /* R3830  - ISRC 3 CTRL 1 */
+        { 0x00000EF7, 0x0000 },    /* R3831  - ISRC 3 CTRL 2 */
+        { 0x00000EF8, 0x0000 },    /* R3832  - ISRC 3 CTRL 3 */
+        { 0x00000F00, 0x0000 },    /* R3840  - Clock Control */
+        { 0x00000F01, 0x0000 },    /* R3841  - ANC_SRC */
+        { 0x00001100, 0x0010 },    /* R4352  - DSP1 Control 1 */
+        { 0x00001101, 0x0000 },    /* R4353  - DSP1 Clocking 1 */
+        { 0x00001200, 0x0010 },    /* R4608  - DSP2 Control 1 */
+        { 0x00001201, 0x0000 },    /* R4609  - DSP2 Clocking 1 */
+        { 0x00001300, 0x0010 },    /* R4864  - DSP3 Control 1 */
+        { 0x00001301, 0x0000 },    /* R4865  - DSP3 Clocking 1 */
+        { 0x00001400, 0x0010 },    /* R5120  - DSP4 Control 1 */
+        { 0x00001401, 0x0000 },    /* R5121  - DSP4 Clocking 1 */
+        { 0x00001404, 0x0000 },    /* R5124  - DSP4 Status 1 */
+};
+
+static bool wm5110_readable_register(struct device *dev, unsigned int reg)
+{
+        switch (reg) {
+        case ARIZONA_SOFTWARE_RESET:
+        case ARIZONA_DEVICE_REVISION:
+        case ARIZONA_CTRL_IF_SPI_CFG_1:
+        case ARIZONA_CTRL_IF_I2C1_CFG_1:
+        case ARIZONA_CTRL_IF_I2C2_CFG_1:
+        case ARIZONA_CTRL_IF_I2C1_CFG_2:
+        case ARIZONA_CTRL_IF_I2C2_CFG_2:
+        case ARIZONA_WRITE_SEQUENCER_CTRL_0:
+        case ARIZONA_WRITE_SEQUENCER_CTRL_1:
+        case ARIZONA_WRITE_SEQUENCER_CTRL_2:
+        case ARIZONA_TONE_GENERATOR_1:
+        case ARIZONA_TONE_GENERATOR_2:
+        case ARIZONA_TONE_GENERATOR_3:
+        case ARIZONA_TONE_GENERATOR_4:
+        case ARIZONA_TONE_GENERATOR_5:
+        case ARIZONA_PWM_DRIVE_1:
+        case ARIZONA_PWM_DRIVE_2:
+        case ARIZONA_PWM_DRIVE_3:
+        case ARIZONA_WAKE_CONTROL:
+        case ARIZONA_SEQUENCE_CONTROL:
+        case ARIZONA_SAMPLE_RATE_SEQUENCE_SELECT_1:
+        case ARIZONA_SAMPLE_RATE_SEQUENCE_SELECT_2:
+        case ARIZONA_SAMPLE_RATE_SEQUENCE_SELECT_3:
+        case ARIZONA_SAMPLE_RATE_SEQUENCE_SELECT_4:
+        case ARIZONA_ALWAYS_ON_TRIGGERS_SEQUENCE_SELECT_1:
+        case ARIZONA_ALWAYS_ON_TRIGGERS_SEQUENCE_SELECT_2:
+        case ARIZONA_ALWAYS_ON_TRIGGERS_SEQUENCE_SELECT_3:
+        case ARIZONA_ALWAYS_ON_TRIGGERS_SEQUENCE_SELECT_4:
+        case ARIZONA_COMFORT_NOISE_GENERATOR:
+        case ARIZONA_HAPTICS_CONTROL_1:
+        case ARIZONA_HAPTICS_CONTROL_2:
+        case ARIZONA_HAPTICS_PHASE_1_INTENSITY:
+        case ARIZONA_HAPTICS_PHASE_1_DURATION:
+        case ARIZONA_HAPTICS_PHASE_2_INTENSITY:
+        case ARIZONA_HAPTICS_PHASE_2_DURATION:
+        case ARIZONA_HAPTICS_PHASE_3_INTENSITY:
+        case ARIZONA_HAPTICS_PHASE_3_DURATION:
+        case ARIZONA_HAPTICS_STATUS:
+        case ARIZONA_CLOCK_32K_1:
+        case ARIZONA_SYSTEM_CLOCK_1:
+        case ARIZONA_SAMPLE_RATE_1:
+        case ARIZONA_SAMPLE_RATE_2:
+        case ARIZONA_SAMPLE_RATE_3:
+        case ARIZONA_SAMPLE_RATE_1_STATUS:
+        case ARIZONA_SAMPLE_RATE_2_STATUS:
+        case ARIZONA_SAMPLE_RATE_3_STATUS:
+        case ARIZONA_ASYNC_CLOCK_1:
+        case ARIZONA_ASYNC_SAMPLE_RATE_1:
+        case ARIZONA_ASYNC_SAMPLE_RATE_1_STATUS:
+        case ARIZONA_OUTPUT_SYSTEM_CLOCK:
+        case ARIZONA_OUTPUT_ASYNC_CLOCK:
+        case ARIZONA_RATE_ESTIMATOR_1:
+        case ARIZONA_RATE_ESTIMATOR_2:
+        case ARIZONA_RATE_ESTIMATOR_3:
+        case ARIZONA_RATE_ESTIMATOR_4:
+        case ARIZONA_RATE_ESTIMATOR_5:
+        case ARIZONA_FLL1_CONTROL_1:
+        case ARIZONA_FLL1_CONTROL_2:
+        case ARIZONA_FLL1_CONTROL_3:
+        case ARIZONA_FLL1_CONTROL_4:
+        case ARIZONA_FLL1_CONTROL_5:
+        case ARIZONA_FLL1_CONTROL_6:
+        case ARIZONA_FLL1_LOOP_FILTER_TEST_1:
+        case ARIZONA_FLL1_NCO_TEST_0:
+        case ARIZONA_FLL1_SYNCHRONISER_1:
+        case ARIZONA_FLL1_SYNCHRONISER_2:
+        case ARIZONA_FLL1_SYNCHRONISER_3:
+        case ARIZONA_FLL1_SYNCHRONISER_4:
+        case ARIZONA_FLL1_SYNCHRONISER_5:
+        case ARIZONA_FLL1_SYNCHRONISER_6:
+        case ARIZONA_FLL1_SPREAD_SPECTRUM:
+        case ARIZONA_FLL1_GPIO_CLOCK:
+        case ARIZONA_FLL2_CONTROL_1:
+        case ARIZONA_FLL2_CONTROL_2:
+        case ARIZONA_FLL2_CONTROL_3:
+        case ARIZONA_FLL2_CONTROL_4:
+        case ARIZONA_FLL2_CONTROL_5:
+        case ARIZONA_FLL2_CONTROL_6:
+        case ARIZONA_FLL2_LOOP_FILTER_TEST_1:
+        case ARIZONA_FLL2_NCO_TEST_0:
+        case ARIZONA_FLL2_SYNCHRONISER_1:
+        case ARIZONA_FLL2_SYNCHRONISER_2:
+        case ARIZONA_FLL2_SYNCHRONISER_3:
+        case ARIZONA_FLL2_SYNCHRONISER_4:
+        case ARIZONA_FLL2_SYNCHRONISER_5:
+        case ARIZONA_FLL2_SYNCHRONISER_6:
+        case ARIZONA_FLL2_SPREAD_SPECTRUM:
+        case ARIZONA_FLL2_GPIO_CLOCK:
+        case ARIZONA_MIC_CHARGE_PUMP_1:
+        case ARIZONA_LDO1_CONTROL_1:
+        case ARIZONA_LDO2_CONTROL_1:
+        case ARIZONA_MIC_BIAS_CTRL_1:
+        case ARIZONA_MIC_BIAS_CTRL_2:
+        case ARIZONA_MIC_BIAS_CTRL_3:
+        case ARIZONA_ACCESSORY_DETECT_MODE_1:
+        case ARIZONA_HEADPHONE_DETECT_1:
+        case ARIZONA_HEADPHONE_DETECT_2:
+        case ARIZONA_MIC_DETECT_1:
+        case ARIZONA_MIC_DETECT_2:
+        case ARIZONA_MIC_DETECT_3:
+        case ARIZONA_MIC_NOISE_MIX_CONTROL_1:
+        case ARIZONA_JACK_DETECT_ANALOGUE:
+        case ARIZONA_INPUT_ENABLES:
+        case ARIZONA_INPUT_ENABLES_STATUS:
+        case ARIZONA_INPUT_RATE:
+        case ARIZONA_INPUT_VOLUME_RAMP:
+        case ARIZONA_IN1L_CONTROL:
+        case ARIZONA_ADC_DIGITAL_VOLUME_1L:
+        case ARIZONA_DMIC1L_CONTROL:
+        case ARIZONA_IN1R_CONTROL:
+        case ARIZONA_ADC_DIGITAL_VOLUME_1R:
+        case ARIZONA_DMIC1R_CONTROL:
+        case ARIZONA_IN2L_CONTROL:
+        case ARIZONA_ADC_DIGITAL_VOLUME_2L:
+        case ARIZONA_DMIC2L_CONTROL:
+        case ARIZONA_IN2R_CONTROL:
+        case ARIZONA_ADC_DIGITAL_VOLUME_2R:
+        case ARIZONA_DMIC2R_CONTROL:
+        case ARIZONA_IN3L_CONTROL:
+        case ARIZONA_ADC_DIGITAL_VOLUME_3L:
+        case ARIZONA_DMIC3L_CONTROL:
+        case ARIZONA_IN3R_CONTROL:
+        case ARIZONA_ADC_DIGITAL_VOLUME_3R:
+        case ARIZONA_DMIC3R_CONTROL:
+        case ARIZONA_IN4L_CONTROL:
+        case ARIZONA_ADC_DIGITAL_VOLUME_4L:
+        case ARIZONA_DMIC4L_CONTROL:
+        case ARIZONA_ADC_DIGITAL_VOLUME_4R:
+        case ARIZONA_DMIC4R_CONTROL:
+        case ARIZONA_OUTPUT_ENABLES_1:
+        case ARIZONA_OUTPUT_STATUS_1:
+        case ARIZONA_RAW_OUTPUT_STATUS_1:
+        case ARIZONA_OUTPUT_RATE_1:
+        case ARIZONA_OUTPUT_VOLUME_RAMP:
+        case ARIZONA_OUTPUT_PATH_CONFIG_1L:
+        case ARIZONA_DAC_DIGITAL_VOLUME_1L:
+        case ARIZONA_DAC_VOLUME_LIMIT_1L:
+        case ARIZONA_NOISE_GATE_SELECT_1L:
+        case ARIZONA_OUTPUT_PATH_CONFIG_1R:
+        case ARIZONA_DAC_DIGITAL_VOLUME_1R:
+        case ARIZONA_DAC_VOLUME_LIMIT_1R:
+        case ARIZONA_NOISE_GATE_SELECT_1R:
+        case ARIZONA_OUTPUT_PATH_CONFIG_2L:
+        case ARIZONA_DAC_DIGITAL_VOLUME_2L:
+        case ARIZONA_DAC_VOLUME_LIMIT_2L:
+        case ARIZONA_NOISE_GATE_SELECT_2L:
+        case ARIZONA_OUTPUT_PATH_CONFIG_2R:
+        case ARIZONA_DAC_DIGITAL_VOLUME_2R:
+        case ARIZONA_DAC_VOLUME_LIMIT_2R:
+        case ARIZONA_NOISE_GATE_SELECT_2R:
+        case ARIZONA_OUTPUT_PATH_CONFIG_3L:
+        case ARIZONA_DAC_DIGITAL_VOLUME_3L:
+        case ARIZONA_DAC_VOLUME_LIMIT_3L:
+        case ARIZONA_NOISE_GATE_SELECT_3L:
+        case ARIZONA_OUTPUT_PATH_CONFIG_3R:
+        case ARIZONA_DAC_DIGITAL_VOLUME_3R:
+        case ARIZONA_DAC_VOLUME_LIMIT_3R:
+        case ARIZONA_NOISE_GATE_SELECT_3R:
+        case ARIZONA_OUTPUT_PATH_CONFIG_4L:
+        case ARIZONA_DAC_DIGITAL_VOLUME_4L:
+        case ARIZONA_OUT_VOLUME_4L:
+        case ARIZONA_NOISE_GATE_SELECT_4L:
+        case ARIZONA_OUTPUT_PATH_CONFIG_4R:
+        case ARIZONA_DAC_DIGITAL_VOLUME_4R:
+        case ARIZONA_OUT_VOLUME_4R:
+        case ARIZONA_NOISE_GATE_SELECT_4R:
+        case ARIZONA_OUTPUT_PATH_CONFIG_5L:
+        case ARIZONA_DAC_DIGITAL_VOLUME_5L:
+        case ARIZONA_DAC_VOLUME_LIMIT_5L:
+        case ARIZONA_NOISE_GATE_SELECT_5L:
+        case ARIZONA_OUTPUT_PATH_CONFIG_5R:
+        case ARIZONA_DAC_DIGITAL_VOLUME_5R:
+        case ARIZONA_DAC_VOLUME_LIMIT_5R:
+        case ARIZONA_NOISE_GATE_SELECT_5R:
+        case ARIZONA_OUTPUT_PATH_CONFIG_6L:
+        case ARIZONA_DAC_DIGITAL_VOLUME_6L:
+        case ARIZONA_DAC_VOLUME_LIMIT_6L:
+        case ARIZONA_NOISE_GATE_SELECT_6L:
+        case ARIZONA_OUTPUT_PATH_CONFIG_6R:
+        case ARIZONA_DAC_DIGITAL_VOLUME_6R:
+        case ARIZONA_DAC_VOLUME_LIMIT_6R:
+        case ARIZONA_NOISE_GATE_SELECT_6R:
+        case ARIZONA_DAC_AEC_CONTROL_1:
+        case ARIZONA_NOISE_GATE_CONTROL:
+        case ARIZONA_PDM_SPK1_CTRL_1:
+        case ARIZONA_PDM_SPK1_CTRL_2:
+        case ARIZONA_PDM_SPK2_CTRL_1:
+        case ARIZONA_PDM_SPK2_CTRL_2:
+        case ARIZONA_AIF1_BCLK_CTRL:
+        case ARIZONA_AIF1_TX_PIN_CTRL:
+        case ARIZONA_AIF1_RX_PIN_CTRL:
+        case ARIZONA_AIF1_RATE_CTRL:
+        case ARIZONA_AIF1_FORMAT:
+        case ARIZONA_AIF1_TX_BCLK_RATE:
+        case ARIZONA_AIF1_RX_BCLK_RATE:
+        case ARIZONA_AIF1_FRAME_CTRL_1:
+        case ARIZONA_AIF1_FRAME_CTRL_2:
+        case ARIZONA_AIF1_FRAME_CTRL_3:
+        case ARIZONA_AIF1_FRAME_CTRL_4:
+        case ARIZONA_AIF1_FRAME_CTRL_5:
+        case ARIZONA_AIF1_FRAME_CTRL_6:
+        case ARIZONA_AIF1_FRAME_CTRL_7:
+        case ARIZONA_AIF1_FRAME_CTRL_8:
+        case ARIZONA_AIF1_FRAME_CTRL_9:
+        case ARIZONA_AIF1_FRAME_CTRL_10:
+        case ARIZONA_AIF1_FRAME_CTRL_11:
+        case ARIZONA_AIF1_FRAME_CTRL_12:
+        case ARIZONA_AIF1_FRAME_CTRL_13:
+        case ARIZONA_AIF1_FRAME_CTRL_14:
+        case ARIZONA_AIF1_FRAME_CTRL_15:
+        case ARIZONA_AIF1_FRAME_CTRL_16:
+        case ARIZONA_AIF1_FRAME_CTRL_17:
+        case ARIZONA_AIF1_FRAME_CTRL_18:
+        case ARIZONA_AIF1_TX_ENABLES:
+        case ARIZONA_AIF1_RX_ENABLES:
+        case ARIZONA_AIF2_BCLK_CTRL:
+        case ARIZONA_AIF2_TX_PIN_CTRL:
+        case ARIZONA_AIF2_RX_PIN_CTRL:
+        case ARIZONA_AIF2_RATE_CTRL:
+        case ARIZONA_AIF2_FORMAT:
+        case ARIZONA_AIF2_TX_BCLK_RATE:
+        case ARIZONA_AIF2_RX_BCLK_RATE:
+        case ARIZONA_AIF2_FRAME_CTRL_1:
+        case ARIZONA_AIF2_FRAME_CTRL_2:
+        case ARIZONA_AIF2_FRAME_CTRL_3:
+        case ARIZONA_AIF2_FRAME_CTRL_4:
+        case ARIZONA_AIF2_FRAME_CTRL_11:
+        case ARIZONA_AIF2_FRAME_CTRL_12:
+        case ARIZONA_AIF2_TX_ENABLES:
+        case ARIZONA_AIF2_RX_ENABLES:
+        case ARIZONA_AIF3_BCLK_CTRL:
+        case ARIZONA_AIF3_TX_PIN_CTRL:
+        case ARIZONA_AIF3_RX_PIN_CTRL:
+        case ARIZONA_AIF3_RATE_CTRL:
+        case ARIZONA_AIF3_FORMAT:
+        case ARIZONA_AIF3_TX_BCLK_RATE:
+        case ARIZONA_AIF3_RX_BCLK_RATE:
+        case ARIZONA_AIF3_FRAME_CTRL_1:
+        case ARIZONA_AIF3_FRAME_CTRL_2:
+        case ARIZONA_AIF3_FRAME_CTRL_3:
+        case ARIZONA_AIF3_FRAME_CTRL_4:
+        case ARIZONA_AIF3_FRAME_CTRL_11:
+        case ARIZONA_AIF3_FRAME_CTRL_12:
+        case ARIZONA_AIF3_TX_ENABLES:
+        case ARIZONA_AIF3_RX_ENABLES:
+        case ARIZONA_SLIMBUS_FRAMER_REF_GEAR:
+        case ARIZONA_SLIMBUS_RATES_1:
+        case ARIZONA_SLIMBUS_RATES_2:
+        case ARIZONA_SLIMBUS_RATES_3:
+        case ARIZONA_SLIMBUS_RATES_4:
+        case ARIZONA_SLIMBUS_RATES_5:
+        case ARIZONA_SLIMBUS_RATES_6:
+        case ARIZONA_SLIMBUS_RATES_7:
+        case ARIZONA_SLIMBUS_RATES_8:
+        case ARIZONA_SLIMBUS_RX_CHANNEL_ENABLE:
+        case ARIZONA_SLIMBUS_TX_CHANNEL_ENABLE:
+        case ARIZONA_SLIMBUS_RX_PORT_STATUS:
+        case ARIZONA_SLIMBUS_TX_PORT_STATUS:
+        case ARIZONA_PWM1MIX_INPUT_1_SOURCE:
+        case ARIZONA_PWM1MIX_INPUT_1_VOLUME:
+        case ARIZONA_PWM1MIX_INPUT_2_SOURCE:
+        case ARIZONA_PWM1MIX_INPUT_2_VOLUME:
+        case ARIZONA_PWM1MIX_INPUT_3_SOURCE:
+        case ARIZONA_PWM1MIX_INPUT_3_VOLUME:
+        case ARIZONA_PWM1MIX_INPUT_4_SOURCE:
+        case ARIZONA_PWM1MIX_INPUT_4_VOLUME:
+        case ARIZONA_PWM2MIX_INPUT_1_SOURCE:
+        case ARIZONA_PWM2MIX_INPUT_1_VOLUME:
+        case ARIZONA_PWM2MIX_INPUT_2_SOURCE:
+        case ARIZONA_PWM2MIX_INPUT_2_VOLUME:
+        case ARIZONA_PWM2MIX_INPUT_3_SOURCE:
+        case ARIZONA_PWM2MIX_INPUT_3_VOLUME:
+        case ARIZONA_PWM2MIX_INPUT_4_SOURCE:
+        case ARIZONA_PWM2MIX_INPUT_4_VOLUME:
+        case ARIZONA_MICMIX_INPUT_1_SOURCE:
+        case ARIZONA_MICMIX_INPUT_1_VOLUME:
+        case ARIZONA_MICMIX_INPUT_2_SOURCE:
+        case ARIZONA_MICMIX_INPUT_2_VOLUME:
+        case ARIZONA_MICMIX_INPUT_3_SOURCE:
+        case ARIZONA_MICMIX_INPUT_3_VOLUME:
+        case ARIZONA_MICMIX_INPUT_4_SOURCE:
+        case ARIZONA_MICMIX_INPUT_4_VOLUME:
+        case ARIZONA_NOISEMIX_INPUT_1_SOURCE:
+        case ARIZONA_NOISEMIX_INPUT_1_VOLUME:
+        case ARIZONA_NOISEMIX_INPUT_2_SOURCE:
+        case ARIZONA_NOISEMIX_INPUT_2_VOLUME:
+        case ARIZONA_NOISEMIX_INPUT_3_SOURCE:
+        case ARIZONA_NOISEMIX_INPUT_3_VOLUME:
+        case ARIZONA_NOISEMIX_INPUT_4_SOURCE:
+        case ARIZONA_NOISEMIX_INPUT_4_VOLUME:
+        case ARIZONA_OUT1LMIX_INPUT_1_SOURCE:
+        case ARIZONA_OUT1LMIX_INPUT_1_VOLUME:
+        case ARIZONA_OUT1LMIX_INPUT_2_SOURCE:
+        case ARIZONA_OUT1LMIX_INPUT_2_VOLUME:
+        case ARIZONA_OUT1LMIX_INPUT_3_SOURCE:
+        case ARIZONA_OUT1LMIX_INPUT_3_VOLUME:
+        case ARIZONA_OUT1LMIX_INPUT_4_SOURCE:
+        case ARIZONA_OUT1LMIX_INPUT_4_VOLUME:
+        case ARIZONA_OUT1RMIX_INPUT_1_SOURCE:
+        case ARIZONA_OUT1RMIX_INPUT_1_VOLUME:
+        case ARIZONA_OUT1RMIX_INPUT_2_SOURCE:
+        case ARIZONA_OUT1RMIX_INPUT_2_VOLUME:
+        case ARIZONA_OUT1RMIX_INPUT_3_SOURCE:
+        case ARIZONA_OUT1RMIX_INPUT_3_VOLUME:
+        case ARIZONA_OUT1RMIX_INPUT_4_SOURCE:
+        case ARIZONA_OUT1RMIX_INPUT_4_VOLUME:
+        case ARIZONA_OUT2LMIX_INPUT_1_SOURCE:
+        case ARIZONA_OUT2LMIX_INPUT_1_VOLUME:
+        case ARIZONA_OUT2LMIX_INPUT_2_SOURCE:
+        case ARIZONA_OUT2LMIX_INPUT_2_VOLUME:
+        case ARIZONA_OUT2LMIX_INPUT_3_SOURCE:
+        case ARIZONA_OUT2LMIX_INPUT_3_VOLUME:
+        case ARIZONA_OUT2LMIX_INPUT_4_SOURCE:
+        case ARIZONA_OUT2LMIX_INPUT_4_VOLUME:
+        case ARIZONA_OUT2RMIX_INPUT_1_SOURCE:
+        case ARIZONA_OUT2RMIX_INPUT_1_VOLUME:
+        case ARIZONA_OUT2RMIX_INPUT_2_SOURCE:
+        case ARIZONA_OUT2RMIX_INPUT_2_VOLUME:
+        case ARIZONA_OUT2RMIX_INPUT_3_SOURCE:
+        case ARIZONA_OUT2RMIX_INPUT_3_VOLUME:
+        case ARIZONA_OUT2RMIX_INPUT_4_SOURCE:
+        case ARIZONA_OUT2RMIX_INPUT_4_VOLUME:
+        case ARIZONA_OUT3LMIX_INPUT_1_SOURCE:
+        case ARIZONA_OUT3LMIX_INPUT_1_VOLUME:
+        case ARIZONA_OUT3LMIX_INPUT_2_SOURCE:
+        case ARIZONA_OUT3LMIX_INPUT_2_VOLUME:
+        case ARIZONA_OUT3LMIX_INPUT_3_SOURCE:
+        case ARIZONA_OUT3LMIX_INPUT_3_VOLUME:
+        case ARIZONA_OUT3LMIX_INPUT_4_SOURCE:
+        case ARIZONA_OUT3LMIX_INPUT_4_VOLUME:
+        case ARIZONA_OUT3RMIX_INPUT_1_SOURCE:
+        case ARIZONA_OUT3RMIX_INPUT_1_VOLUME:
+        case ARIZONA_OUT3RMIX_INPUT_2_SOURCE:
+        case ARIZONA_OUT3RMIX_INPUT_2_VOLUME:
+        case ARIZONA_OUT3RMIX_INPUT_3_SOURCE:
+        case ARIZONA_OUT3RMIX_INPUT_3_VOLUME:
+        case ARIZONA_OUT3RMIX_INPUT_4_SOURCE:
+        case ARIZONA_OUT3RMIX_INPUT_4_VOLUME:
+        case ARIZONA_OUT4LMIX_INPUT_1_SOURCE:
+        case ARIZONA_OUT4LMIX_INPUT_1_VOLUME:
+        case ARIZONA_OUT4LMIX_INPUT_2_SOURCE:
+        case ARIZONA_OUT4LMIX_INPUT_2_VOLUME:
+        case ARIZONA_OUT4LMIX_INPUT_3_SOURCE:
+        case ARIZONA_OUT4LMIX_INPUT_3_VOLUME:
+        case ARIZONA_OUT4LMIX_INPUT_4_SOURCE:
+        case ARIZONA_OUT4LMIX_INPUT_4_VOLUME:
+        case ARIZONA_OUT4RMIX_INPUT_1_SOURCE:
+        case ARIZONA_OUT4RMIX_INPUT_1_VOLUME:
+        case ARIZONA_OUT4RMIX_INPUT_2_SOURCE:
+        case ARIZONA_OUT4RMIX_INPUT_2_VOLUME:
+        case ARIZONA_OUT4RMIX_INPUT_3_SOURCE:
+        case ARIZONA_OUT4RMIX_INPUT_3_VOLUME:
+        case ARIZONA_OUT4RMIX_INPUT_4_SOURCE:
+        case ARIZONA_OUT4RMIX_INPUT_4_VOLUME:
+        case ARIZONA_OUT5LMIX_INPUT_1_SOURCE:
+        case ARIZONA_OUT5LMIX_INPUT_1_VOLUME:
+        case ARIZONA_OUT5LMIX_INPUT_2_SOURCE:
+        case ARIZONA_OUT5LMIX_INPUT_2_VOLUME:
+        case ARIZONA_OUT5LMIX_INPUT_3_SOURCE:
+        case ARIZONA_OUT5LMIX_INPUT_3_VOLUME:
+        case ARIZONA_OUT5LMIX_INPUT_4_SOURCE:
+        case ARIZONA_OUT5LMIX_INPUT_4_VOLUME:
+        case ARIZONA_OUT5RMIX_INPUT_1_SOURCE:
+        case ARIZONA_OUT5RMIX_INPUT_1_VOLUME:
+        case ARIZONA_OUT5RMIX_INPUT_2_SOURCE:
+        case ARIZONA_OUT5RMIX_INPUT_2_VOLUME:
+        case ARIZONA_OUT5RMIX_INPUT_3_SOURCE:
+        case ARIZONA_OUT5RMIX_INPUT_3_VOLUME:
+        case ARIZONA_OUT5RMIX_INPUT_4_SOURCE:
+        case ARIZONA_OUT5RMIX_INPUT_4_VOLUME:
+        case ARIZONA_OUT6LMIX_INPUT_1_SOURCE:
+        case ARIZONA_OUT6LMIX_INPUT_1_VOLUME:
+        case ARIZONA_OUT6LMIX_INPUT_2_SOURCE:
+        case ARIZONA_OUT6LMIX_INPUT_2_VOLUME:
+        case ARIZONA_OUT6LMIX_INPUT_3_SOURCE:
+        case ARIZONA_OUT6LMIX_INPUT_3_VOLUME:
+        case ARIZONA_OUT6LMIX_INPUT_4_SOURCE:
+        case ARIZONA_OUT6LMIX_INPUT_4_VOLUME:
+        case ARIZONA_OUT6RMIX_INPUT_1_SOURCE:
+        case ARIZONA_OUT6RMIX_INPUT_1_VOLUME:
+        case ARIZONA_OUT6RMIX_INPUT_2_SOURCE:
+        case ARIZONA_OUT6RMIX_INPUT_2_VOLUME:
+        case ARIZONA_OUT6RMIX_INPUT_3_SOURCE:
+        case ARIZONA_OUT6RMIX_INPUT_3_VOLUME:
+        case ARIZONA_OUT6RMIX_INPUT_4_SOURCE:
+        case ARIZONA_OUT6RMIX_INPUT_4_VOLUME:
+        case ARIZONA_AIF1TX1MIX_INPUT_1_SOURCE:
+        case ARIZONA_AIF1TX1MIX_INPUT_1_VOLUME:
+        case ARIZONA_AIF1TX1MIX_INPUT_2_SOURCE:
+        case ARIZONA_AIF1TX1MIX_INPUT_2_VOLUME:
+        case ARIZONA_AIF1TX1MIX_INPUT_3_SOURCE:
+        case ARIZONA_AIF1TX1MIX_INPUT_3_VOLUME:
+        case ARIZONA_AIF1TX1MIX_INPUT_4_SOURCE:
+        case ARIZONA_AIF1TX1MIX_INPUT_4_VOLUME:
+        case ARIZONA_AIF1TX2MIX_INPUT_1_SOURCE:
+        case ARIZONA_AIF1TX2MIX_INPUT_1_VOLUME:
+        case ARIZONA_AIF1TX2MIX_INPUT_2_SOURCE:
+        case ARIZONA_AIF1TX2MIX_INPUT_2_VOLUME:
+        case ARIZONA_AIF1TX2MIX_INPUT_3_SOURCE:
+        case ARIZONA_AIF1TX2MIX_INPUT_3_VOLUME:
+        case ARIZONA_AIF1TX2MIX_INPUT_4_SOURCE:
+        case ARIZONA_AIF1TX2MIX_INPUT_4_VOLUME:
+        case ARIZONA_AIF1TX3MIX_INPUT_1_SOURCE:
+        case ARIZONA_AIF1TX3MIX_INPUT_1_VOLUME:
+        case ARIZONA_AIF1TX3MIX_INPUT_2_SOURCE:
+        case ARIZONA_AIF1TX3MIX_INPUT_2_VOLUME:
+        case ARIZONA_AIF1TX3MIX_INPUT_3_SOURCE:
+        case ARIZONA_AIF1TX3MIX_INPUT_3_VOLUME:
+        case ARIZONA_AIF1TX3MIX_INPUT_4_SOURCE:
+        case ARIZONA_AIF1TX3MIX_INPUT_4_VOLUME:
+        case ARIZONA_AIF1TX4MIX_INPUT_1_SOURCE:
+        case ARIZONA_AIF1TX4MIX_INPUT_1_VOLUME:
+        case ARIZONA_AIF1TX4MIX_INPUT_2_SOURCE:
+        case ARIZONA_AIF1TX4MIX_INPUT_2_VOLUME:
+        case ARIZONA_AIF1TX4MIX_INPUT_3_SOURCE:
+        case ARIZONA_AIF1TX4MIX_INPUT_3_VOLUME:
+        case ARIZONA_AIF1TX4MIX_INPUT_4_SOURCE:
+        case ARIZONA_AIF1TX4MIX_INPUT_4_VOLUME:
+        case ARIZONA_AIF1TX5MIX_INPUT_1_SOURCE:
+        case ARIZONA_AIF1TX5MIX_INPUT_1_VOLUME:
+        case ARIZONA_AIF1TX5MIX_INPUT_2_SOURCE:
+        case ARIZONA_AIF1TX5MIX_INPUT_2_VOLUME:
+        case ARIZONA_AIF1TX5MIX_INPUT_3_SOURCE:
+        case ARIZONA_AIF1TX5MIX_INPUT_3_VOLUME:
+        case ARIZONA_AIF1TX5MIX_INPUT_4_SOURCE:
+        case ARIZONA_AIF1TX5MIX_INPUT_4_VOLUME:
+        case ARIZONA_AIF1TX6MIX_INPUT_1_SOURCE:
+        case ARIZONA_AIF1TX6MIX_INPUT_1_VOLUME:
+        case ARIZONA_AIF1TX6MIX_INPUT_2_SOURCE:
+        case ARIZONA_AIF1TX6MIX_INPUT_2_VOLUME:
+        case ARIZONA_AIF1TX6MIX_INPUT_3_SOURCE:
+        case ARIZONA_AIF1TX6MIX_INPUT_3_VOLUME:
+        case ARIZONA_AIF1TX6MIX_INPUT_4_SOURCE:
+        case ARIZONA_AIF1TX6MIX_INPUT_4_VOLUME:
+        case ARIZONA_AIF1TX7MIX_INPUT_1_SOURCE:
+        case ARIZONA_AIF1TX7MIX_INPUT_1_VOLUME:
+        case ARIZONA_AIF1TX7MIX_INPUT_2_SOURCE:
+        case ARIZONA_AIF1TX7MIX_INPUT_2_VOLUME:
+        case ARIZONA_AIF1TX7MIX_INPUT_3_SOURCE:
+        case ARIZONA_AIF1TX7MIX_INPUT_3_VOLUME:
+        case ARIZONA_AIF1TX7MIX_INPUT_4_SOURCE:
+        case ARIZONA_AIF1TX7MIX_INPUT_4_VOLUME:
+        case ARIZONA_AIF1TX8MIX_INPUT_1_SOURCE:
+        case ARIZONA_AIF1TX8MIX_INPUT_1_VOLUME:
+        case ARIZONA_AIF1TX8MIX_INPUT_2_SOURCE:
+        case ARIZONA_AIF1TX8MIX_INPUT_2_VOLUME:
+        case ARIZONA_AIF1TX8MIX_INPUT_3_SOURCE:
+        case ARIZONA_AIF1TX8MIX_INPUT_3_VOLUME:
+        case ARIZONA_AIF1TX8MIX_INPUT_4_SOURCE:
+        case ARIZONA_AIF1TX8MIX_INPUT_4_VOLUME:
+        case ARIZONA_AIF2TX1MIX_INPUT_1_SOURCE:
+        case ARIZONA_AIF2TX1MIX_INPUT_1_VOLUME:
+        case ARIZONA_AIF2TX1MIX_INPUT_2_SOURCE:
+        case ARIZONA_AIF2TX1MIX_INPUT_2_VOLUME:
+        case ARIZONA_AIF2TX1MIX_INPUT_3_SOURCE:
+        case ARIZONA_AIF2TX1MIX_INPUT_3_VOLUME:
+        case ARIZONA_AIF2TX1MIX_INPUT_4_SOURCE:
+        case ARIZONA_AIF2TX1MIX_INPUT_4_VOLUME:
+        case ARIZONA_AIF2TX2MIX_INPUT_1_SOURCE:
+        case ARIZONA_AIF2TX2MIX_INPUT_1_VOLUME:
+        case ARIZONA_AIF2TX2MIX_INPUT_2_SOURCE:
+        case ARIZONA_AIF2TX2MIX_INPUT_2_VOLUME:
+        case ARIZONA_AIF2TX2MIX_INPUT_3_SOURCE:
+        case ARIZONA_AIF2TX2MIX_INPUT_3_VOLUME:
+        case ARIZONA_AIF2TX2MIX_INPUT_4_SOURCE:
+        case ARIZONA_AIF2TX2MIX_INPUT_4_VOLUME:
+        case ARIZONA_AIF3TX1MIX_INPUT_1_SOURCE:
+        case ARIZONA_AIF3TX1MIX_INPUT_1_VOLUME:
+        case ARIZONA_AIF3TX1MIX_INPUT_2_SOURCE:
+        case ARIZONA_AIF3TX1MIX_INPUT_2_VOLUME:
+        case ARIZONA_AIF3TX1MIX_INPUT_3_SOURCE:
+        case ARIZONA_AIF3TX1MIX_INPUT_3_VOLUME:
+        case ARIZONA_AIF3TX1MIX_INPUT_4_SOURCE:
+        case ARIZONA_AIF3TX1MIX_INPUT_4_VOLUME:
+        case ARIZONA_AIF3TX2MIX_INPUT_1_SOURCE:
+        case ARIZONA_AIF3TX2MIX_INPUT_1_VOLUME:
+        case ARIZONA_AIF3TX2MIX_INPUT_2_SOURCE:
+        case ARIZONA_AIF3TX2MIX_INPUT_2_VOLUME:
+        case ARIZONA_AIF3TX2MIX_INPUT_3_SOURCE:
+        case ARIZONA_AIF3TX2MIX_INPUT_3_VOLUME:
+        case ARIZONA_AIF3TX2MIX_INPUT_4_SOURCE:
+        case ARIZONA_AIF3TX2MIX_INPUT_4_VOLUME:
+        case ARIZONA_SLIMTX1MIX_INPUT_1_SOURCE:
+        case ARIZONA_SLIMTX1MIX_INPUT_1_VOLUME:
+        case ARIZONA_SLIMTX1MIX_INPUT_2_SOURCE:
+        case ARIZONA_SLIMTX1MIX_INPUT_2_VOLUME:
+        case ARIZONA_SLIMTX1MIX_INPUT_3_SOURCE:
+        case ARIZONA_SLIMTX1MIX_INPUT_3_VOLUME:
+        case ARIZONA_SLIMTX1MIX_INPUT_4_SOURCE:
+        case ARIZONA_SLIMTX1MIX_INPUT_4_VOLUME:
+        case ARIZONA_SLIMTX2MIX_INPUT_1_SOURCE:
+        case ARIZONA_SLIMTX2MIX_INPUT_1_VOLUME:
+        case ARIZONA_SLIMTX2MIX_INPUT_2_SOURCE:
+        case ARIZONA_SLIMTX2MIX_INPUT_2_VOLUME:
+        case ARIZONA_SLIMTX2MIX_INPUT_3_SOURCE:
+        case ARIZONA_SLIMTX2MIX_INPUT_3_VOLUME:
+        case ARIZONA_SLIMTX2MIX_INPUT_4_SOURCE:
+        case ARIZONA_SLIMTX2MIX_INPUT_4_VOLUME:
+        case ARIZONA_SLIMTX3MIX_INPUT_1_SOURCE:
+        case ARIZONA_SLIMTX3MIX_INPUT_1_VOLUME:
+        case ARIZONA_SLIMTX3MIX_INPUT_2_SOURCE:
+        case ARIZONA_SLIMTX3MIX_INPUT_2_VOLUME:
+        case ARIZONA_SLIMTX3MIX_INPUT_3_SOURCE:
+        case ARIZONA_SLIMTX3MIX_INPUT_3_VOLUME:
+        case ARIZONA_SLIMTX3MIX_INPUT_4_SOURCE:
+        case ARIZONA_SLIMTX3MIX_INPUT_4_VOLUME:
+        case ARIZONA_SLIMTX4MIX_INPUT_1_SOURCE:
+        case ARIZONA_SLIMTX4MIX_INPUT_1_VOLUME:
+        case ARIZONA_SLIMTX4MIX_INPUT_2_SOURCE:
+        case ARIZONA_SLIMTX4MIX_INPUT_2_VOLUME:
+        case ARIZONA_SLIMTX4MIX_INPUT_3_SOURCE:
+        case ARIZONA_SLIMTX4MIX_INPUT_3_VOLUME:
+        case ARIZONA_SLIMTX4MIX_INPUT_4_SOURCE:
+        case ARIZONA_SLIMTX4MIX_INPUT_4_VOLUME:
+        case ARIZONA_SLIMTX5MIX_INPUT_1_SOURCE:
+        case ARIZONA_SLIMTX5MIX_INPUT_1_VOLUME:
+        case ARIZONA_SLIMTX5MIX_INPUT_2_SOURCE:
+        case ARIZONA_SLIMTX5MIX_INPUT_2_VOLUME:
+        case ARIZONA_SLIMTX5MIX_INPUT_3_SOURCE:
+        case ARIZONA_SLIMTX5MIX_INPUT_3_VOLUME:
+        case ARIZONA_SLIMTX5MIX_INPUT_4_SOURCE:
+        case ARIZONA_SLIMTX5MIX_INPUT_4_VOLUME:
+        case ARIZONA_SLIMTX6MIX_INPUT_1_SOURCE:
+        case ARIZONA_SLIMTX6MIX_INPUT_1_VOLUME:
+        case ARIZONA_SLIMTX6MIX_INPUT_2_SOURCE:
+        case ARIZONA_SLIMTX6MIX_INPUT_2_VOLUME:
+        case ARIZONA_SLIMTX6MIX_INPUT_3_SOURCE:
+        case ARIZONA_SLIMTX6MIX_INPUT_3_VOLUME:
+        case ARIZONA_SLIMTX6MIX_INPUT_4_SOURCE:
+        case ARIZONA_SLIMTX6MIX_INPUT_4_VOLUME:
+        case ARIZONA_SLIMTX7MIX_INPUT_1_SOURCE:
+        case ARIZONA_SLIMTX7MIX_INPUT_1_VOLUME:
+        case ARIZONA_SLIMTX7MIX_INPUT_2_SOURCE:
+        case ARIZONA_SLIMTX7MIX_INPUT_2_VOLUME:
+        case ARIZONA_SLIMTX7MIX_INPUT_3_SOURCE:
+        case ARIZONA_SLIMTX7MIX_INPUT_3_VOLUME:
+        case ARIZONA_SLIMTX7MIX_INPUT_4_SOURCE:
+        case ARIZONA_SLIMTX7MIX_INPUT_4_VOLUME:
+        case ARIZONA_SLIMTX8MIX_INPUT_1_SOURCE:
+        case ARIZONA_SLIMTX8MIX_INPUT_1_VOLUME:
+        case ARIZONA_SLIMTX8MIX_INPUT_2_SOURCE:
+        case ARIZONA_SLIMTX8MIX_INPUT_2_VOLUME:
+        case ARIZONA_SLIMTX8MIX_INPUT_3_SOURCE:
+        case ARIZONA_SLIMTX8MIX_INPUT_3_VOLUME:
+        case ARIZONA_SLIMTX8MIX_INPUT_4_SOURCE:
+        case ARIZONA_SLIMTX8MIX_INPUT_4_VOLUME:
+        case ARIZONA_EQ1MIX_INPUT_1_SOURCE:
+        case ARIZONA_EQ1MIX_INPUT_1_VOLUME:
+        case ARIZONA_EQ1MIX_INPUT_2_SOURCE:
+        case ARIZONA_EQ1MIX_INPUT_2_VOLUME:
+        case ARIZONA_EQ1MIX_INPUT_3_SOURCE:
+        case ARIZONA_EQ1MIX_INPUT_3_VOLUME:
+        case ARIZONA_EQ1MIX_INPUT_4_SOURCE:
+        case ARIZONA_EQ1MIX_INPUT_4_VOLUME:
+        case ARIZONA_EQ2MIX_INPUT_1_SOURCE:
+        case ARIZONA_EQ2MIX_INPUT_1_VOLUME:
+        case ARIZONA_EQ2MIX_INPUT_2_SOURCE:
+        case ARIZONA_EQ2MIX_INPUT_2_VOLUME:
+        case ARIZONA_EQ2MIX_INPUT_3_SOURCE:
+        case ARIZONA_EQ2MIX_INPUT_3_VOLUME:
+        case ARIZONA_EQ2MIX_INPUT_4_SOURCE:
+        case ARIZONA_EQ2MIX_INPUT_4_VOLUME:
+        case ARIZONA_EQ3MIX_INPUT_1_SOURCE:
+        case ARIZONA_EQ3MIX_INPUT_1_VOLUME:
+        case ARIZONA_EQ3MIX_INPUT_2_SOURCE:
+        case ARIZONA_EQ3MIX_INPUT_2_VOLUME:
+        case ARIZONA_EQ3MIX_INPUT_3_SOURCE:
+        case ARIZONA_EQ3MIX_INPUT_3_VOLUME:
+        case ARIZONA_EQ3MIX_INPUT_4_SOURCE:
+        case ARIZONA_EQ3MIX_INPUT_4_VOLUME:
+        case ARIZONA_EQ4MIX_INPUT_1_SOURCE:
+        case ARIZONA_EQ4MIX_INPUT_1_VOLUME:
+        case ARIZONA_EQ4MIX_INPUT_2_SOURCE:
+        case ARIZONA_EQ4MIX_INPUT_2_VOLUME:
+        case ARIZONA_EQ4MIX_INPUT_3_SOURCE:
+        case ARIZONA_EQ4MIX_INPUT_3_VOLUME:
+        case ARIZONA_EQ4MIX_INPUT_4_SOURCE:
+        case ARIZONA_EQ4MIX_INPUT_4_VOLUME:
+        case ARIZONA_DRC1LMIX_INPUT_1_SOURCE:
+        case ARIZONA_DRC1LMIX_INPUT_1_VOLUME:
+        case ARIZONA_DRC1LMIX_INPUT_2_SOURCE:
+        case ARIZONA_DRC1LMIX_INPUT_2_VOLUME:
+        case ARIZONA_DRC1LMIX_INPUT_3_SOURCE:
+        case ARIZONA_DRC1LMIX_INPUT_3_VOLUME:
+        case ARIZONA_DRC1LMIX_INPUT_4_SOURCE:
+        case ARIZONA_DRC1LMIX_INPUT_4_VOLUME:
+        case ARIZONA_DRC1RMIX_INPUT_1_SOURCE:
+        case ARIZONA_DRC1RMIX_INPUT_1_VOLUME:
+        case ARIZONA_DRC1RMIX_INPUT_2_SOURCE:
+        case ARIZONA_DRC1RMIX_INPUT_2_VOLUME:
+        case ARIZONA_DRC1RMIX_INPUT_3_SOURCE:
+        case ARIZONA_DRC1RMIX_INPUT_3_VOLUME:
+        case ARIZONA_DRC1RMIX_INPUT_4_SOURCE:
+        case ARIZONA_DRC1RMIX_INPUT_4_VOLUME:
+        case ARIZONA_DRC2LMIX_INPUT_1_SOURCE:
+        case ARIZONA_DRC2LMIX_INPUT_1_VOLUME:
+        case ARIZONA_DRC2LMIX_INPUT_2_SOURCE:
+        case ARIZONA_DRC2LMIX_INPUT_2_VOLUME:
+        case ARIZONA_DRC2LMIX_INPUT_3_SOURCE:
+        case ARIZONA_DRC2LMIX_INPUT_3_VOLUME:
+        case ARIZONA_DRC2LMIX_INPUT_4_SOURCE:
+        case ARIZONA_DRC2LMIX_INPUT_4_VOLUME:
+        case ARIZONA_DRC2RMIX_INPUT_1_SOURCE:
+        case ARIZONA_DRC2RMIX_INPUT_1_VOLUME:
+        case ARIZONA_DRC2RMIX_INPUT_2_SOURCE:
+        case ARIZONA_DRC2RMIX_INPUT_2_VOLUME:
+        case ARIZONA_DRC2RMIX_INPUT_3_SOURCE:
+        case ARIZONA_DRC2RMIX_INPUT_3_VOLUME:
+        case ARIZONA_DRC2RMIX_INPUT_4_SOURCE:
+        case ARIZONA_DRC2RMIX_INPUT_4_VOLUME:
+        case ARIZONA_HPLP1MIX_INPUT_1_SOURCE:
+        case ARIZONA_HPLP1MIX_INPUT_1_VOLUME:
+        case ARIZONA_HPLP1MIX_INPUT_2_SOURCE:
+        case ARIZONA_HPLP1MIX_INPUT_2_VOLUME:
+        case ARIZONA_HPLP1MIX_INPUT_3_SOURCE:
+        case ARIZONA_HPLP1MIX_INPUT_3_VOLUME:
+        case ARIZONA_HPLP1MIX_INPUT_4_SOURCE:
+        case ARIZONA_HPLP1MIX_INPUT_4_VOLUME:
+        case ARIZONA_HPLP2MIX_INPUT_1_SOURCE:
+        case ARIZONA_HPLP2MIX_INPUT_1_VOLUME:
+        case ARIZONA_HPLP2MIX_INPUT_2_SOURCE:
+        case ARIZONA_HPLP2MIX_INPUT_2_VOLUME:
+        case ARIZONA_HPLP2MIX_INPUT_3_SOURCE:
+        case ARIZONA_HPLP2MIX_INPUT_3_VOLUME:
+        case ARIZONA_HPLP2MIX_INPUT_4_SOURCE:
+        case ARIZONA_HPLP2MIX_INPUT_4_VOLUME:
+        case ARIZONA_HPLP3MIX_INPUT_1_SOURCE:
+        case ARIZONA_HPLP3MIX_INPUT_1_VOLUME:
+        case ARIZONA_HPLP3MIX_INPUT_2_SOURCE:
+        case ARIZONA_HPLP3MIX_INPUT_2_VOLUME:
+        case ARIZONA_HPLP3MIX_INPUT_3_SOURCE:
+        case ARIZONA_HPLP3MIX_INPUT_3_VOLUME:
+        case ARIZONA_HPLP3MIX_INPUT_4_SOURCE:
+        case ARIZONA_HPLP3MIX_INPUT_4_VOLUME:
+        case ARIZONA_HPLP4MIX_INPUT_1_SOURCE:
+        case ARIZONA_HPLP4MIX_INPUT_1_VOLUME:
+        case ARIZONA_HPLP4MIX_INPUT_2_SOURCE:
+        case ARIZONA_HPLP4MIX_INPUT_2_VOLUME:
+        case ARIZONA_HPLP4MIX_INPUT_3_SOURCE:
+        case ARIZONA_HPLP4MIX_INPUT_3_VOLUME:
+        case ARIZONA_HPLP4MIX_INPUT_4_SOURCE:
+        case ARIZONA_HPLP4MIX_INPUT_4_VOLUME:
+        case ARIZONA_DSP1LMIX_INPUT_1_SOURCE:
+        case ARIZONA_DSP1LMIX_INPUT_1_VOLUME:
+        case ARIZONA_DSP1LMIX_INPUT_2_SOURCE:
+        case ARIZONA_DSP1LMIX_INPUT_2_VOLUME:
+        case ARIZONA_DSP1LMIX_INPUT_3_SOURCE:
+        case ARIZONA_DSP1LMIX_INPUT_3_VOLUME:
+        case ARIZONA_DSP1LMIX_INPUT_4_SOURCE:
+        case ARIZONA_DSP1LMIX_INPUT_4_VOLUME:
+        case ARIZONA_DSP1RMIX_INPUT_1_SOURCE:
+        case ARIZONA_DSP1RMIX_INPUT_1_VOLUME:
+        case ARIZONA_DSP1RMIX_INPUT_2_SOURCE:
+        case ARIZONA_DSP1RMIX_INPUT_2_VOLUME:
+        case ARIZONA_DSP1RMIX_INPUT_3_SOURCE:
+        case ARIZONA_DSP1RMIX_INPUT_3_VOLUME:
+        case ARIZONA_DSP1RMIX_INPUT_4_SOURCE:
+        case ARIZONA_DSP1RMIX_INPUT_4_VOLUME:
+        case ARIZONA_DSP1AUX1MIX_INPUT_1_SOURCE:
+        case ARIZONA_DSP1AUX2MIX_INPUT_1_SOURCE:
+        case ARIZONA_DSP1AUX3MIX_INPUT_1_SOURCE:
+        case ARIZONA_DSP1AUX4MIX_INPUT_1_SOURCE:
+        case ARIZONA_DSP1AUX5MIX_INPUT_1_SOURCE:
+        case ARIZONA_DSP1AUX6MIX_INPUT_1_SOURCE:
+        case ARIZONA_DSP2LMIX_INPUT_1_SOURCE:
+        case ARIZONA_DSP2LMIX_INPUT_1_VOLUME:
+        case ARIZONA_DSP2LMIX_INPUT_2_SOURCE:
+        case ARIZONA_DSP2LMIX_INPUT_2_VOLUME:
+        case ARIZONA_DSP2LMIX_INPUT_3_SOURCE:
+        case ARIZONA_DSP2LMIX_INPUT_3_VOLUME:
+        case ARIZONA_DSP2LMIX_INPUT_4_SOURCE:
+        case ARIZONA_DSP2LMIX_INPUT_4_VOLUME:
+        case ARIZONA_DSP2RMIX_INPUT_1_SOURCE:
+        case ARIZONA_DSP2RMIX_INPUT_1_VOLUME:
+        case ARIZONA_DSP2RMIX_INPUT_2_SOURCE:
+        case ARIZONA_DSP2RMIX_INPUT_2_VOLUME:
+        case ARIZONA_DSP2RMIX_INPUT_3_SOURCE:
+        case ARIZONA_DSP2RMIX_INPUT_3_VOLUME:
+        case ARIZONA_DSP2RMIX_INPUT_4_SOURCE:
+        case ARIZONA_DSP2RMIX_INPUT_4_VOLUME:
+        case ARIZONA_DSP2AUX1MIX_INPUT_1_SOURCE:
+        case ARIZONA_DSP2AUX2MIX_INPUT_1_SOURCE:
+        case ARIZONA_DSP2AUX3MIX_INPUT_1_SOURCE:
+        case ARIZONA_DSP2AUX4MIX_INPUT_1_SOURCE:
+        case ARIZONA_DSP2AUX5MIX_INPUT_1_SOURCE:
+        case ARIZONA_DSP2AUX6MIX_INPUT_1_SOURCE:
+        case ARIZONA_DSP3LMIX_INPUT_1_SOURCE:
+        case ARIZONA_DSP3LMIX_INPUT_1_VOLUME:
+        case ARIZONA_DSP3LMIX_INPUT_2_SOURCE:
+        case ARIZONA_DSP3LMIX_INPUT_2_VOLUME:
+        case ARIZONA_DSP3LMIX_INPUT_3_SOURCE:
+        case ARIZONA_DSP3LMIX_INPUT_3_VOLUME:
+        case ARIZONA_DSP3LMIX_INPUT_4_SOURCE:
+        case ARIZONA_DSP3LMIX_INPUT_4_VOLUME:
+        case ARIZONA_DSP3RMIX_INPUT_1_SOURCE:
+        case ARIZONA_DSP3RMIX_INPUT_1_VOLUME:
+        case ARIZONA_DSP3RMIX_INPUT_2_SOURCE:
+        case ARIZONA_DSP3RMIX_INPUT_2_VOLUME:
+        case ARIZONA_DSP3RMIX_INPUT_3_SOURCE:
+        case ARIZONA_DSP3RMIX_INPUT_3_VOLUME:
+        case ARIZONA_DSP3RMIX_INPUT_4_SOURCE:
+        case ARIZONA_DSP3RMIX_INPUT_4_VOLUME:
+        case ARIZONA_DSP3AUX1MIX_INPUT_1_SOURCE:
+        case ARIZONA_DSP3AUX2MIX_INPUT_1_SOURCE:
+        case ARIZONA_DSP3AUX3MIX_INPUT_1_SOURCE:
+        case ARIZONA_DSP3AUX4MIX_INPUT_1_SOURCE:
+        case ARIZONA_DSP3AUX5MIX_INPUT_1_SOURCE:
+        case ARIZONA_DSP3AUX6MIX_INPUT_1_SOURCE:
+        case ARIZONA_DSP4LMIX_INPUT_1_SOURCE:
+        case ARIZONA_DSP4LMIX_INPUT_1_VOLUME:
+        case ARIZONA_DSP4LMIX_INPUT_2_SOURCE:
+        case ARIZONA_DSP4LMIX_INPUT_2_VOLUME:
+        case ARIZONA_DSP4LMIX_INPUT_3_SOURCE:
+        case ARIZONA_DSP4LMIX_INPUT_3_VOLUME:
+        case ARIZONA_DSP4LMIX_INPUT_4_SOURCE:
+        case ARIZONA_DSP4LMIX_INPUT_4_VOLUME:
+        case ARIZONA_DSP4RMIX_INPUT_1_SOURCE:
+        case ARIZONA_DSP4RMIX_INPUT_1_VOLUME:
+        case ARIZONA_DSP4RMIX_INPUT_2_SOURCE:
+        case ARIZONA_DSP4RMIX_INPUT_2_VOLUME:
+        case ARIZONA_DSP4RMIX_INPUT_3_SOURCE:
+        case ARIZONA_DSP4RMIX_INPUT_3_VOLUME:
+        case ARIZONA_DSP4RMIX_INPUT_4_SOURCE:
+        case ARIZONA_DSP4RMIX_INPUT_4_VOLUME:
+        case ARIZONA_DSP4AUX1MIX_INPUT_1_SOURCE:
+        case ARIZONA_DSP4AUX2MIX_INPUT_1_SOURCE:
+        case ARIZONA_DSP4AUX3MIX_INPUT_1_SOURCE:
+        case ARIZONA_DSP4AUX4MIX_INPUT_1_SOURCE:
+        case ARIZONA_DSP4AUX5MIX_INPUT_1_SOURCE:
+        case ARIZONA_DSP4AUX6MIX_INPUT_1_SOURCE:
+        case ARIZONA_ASRC1LMIX_INPUT_1_SOURCE:
+        case ARIZONA_ASRC1RMIX_INPUT_1_SOURCE:
+        case ARIZONA_ASRC2LMIX_INPUT_1_SOURCE:
+        case ARIZONA_ASRC2RMIX_INPUT_1_SOURCE:
+        case ARIZONA_ISRC1DEC1MIX_INPUT_1_SOURCE:
+        case ARIZONA_ISRC1DEC2MIX_INPUT_1_SOURCE:
+        case ARIZONA_ISRC1DEC3MIX_INPUT_1_SOURCE:
+        case ARIZONA_ISRC1DEC4MIX_INPUT_1_SOURCE:
+        case ARIZONA_ISRC1INT1MIX_INPUT_1_SOURCE:
+        case ARIZONA_ISRC1INT2MIX_INPUT_1_SOURCE:
+        case ARIZONA_ISRC1INT3MIX_INPUT_1_SOURCE:
+        case ARIZONA_ISRC1INT4MIX_INPUT_1_SOURCE:
+        case ARIZONA_ISRC2DEC1MIX_INPUT_1_SOURCE:
+        case ARIZONA_ISRC2DEC2MIX_INPUT_1_SOURCE:
+        case ARIZONA_ISRC2DEC3MIX_INPUT_1_SOURCE:
+        case ARIZONA_ISRC2DEC4MIX_INPUT_1_SOURCE:
+        case ARIZONA_ISRC2INT1MIX_INPUT_1_SOURCE:
+        case ARIZONA_ISRC2INT2MIX_INPUT_1_SOURCE:
+        case ARIZONA_ISRC2INT3MIX_INPUT_1_SOURCE:
+        case ARIZONA_ISRC2INT4MIX_INPUT_1_SOURCE:
+        case ARIZONA_ISRC3DEC1MIX_INPUT_1_SOURCE:
+        case ARIZONA_ISRC3DEC2MIX_INPUT_1_SOURCE:
+        case ARIZONA_ISRC3DEC3MIX_INPUT_1_SOURCE:
+        case ARIZONA_ISRC3DEC4MIX_INPUT_1_SOURCE:
+        case ARIZONA_ISRC3INT1MIX_INPUT_1_SOURCE:
+        case ARIZONA_ISRC3INT2MIX_INPUT_1_SOURCE:
+        case ARIZONA_ISRC3INT3MIX_INPUT_1_SOURCE:
+        case ARIZONA_ISRC3INT4MIX_INPUT_1_SOURCE:
+        case ARIZONA_GPIO1_CTRL:
+        case ARIZONA_GPIO2_CTRL:
+        case ARIZONA_GPIO3_CTRL:
+        case ARIZONA_GPIO4_CTRL:
+        case ARIZONA_GPIO5_CTRL:
+        case ARIZONA_IRQ_CTRL_1:
+        case ARIZONA_GPIO_DEBOUNCE_CONFIG:
+        case ARIZONA_MISC_PAD_CTRL_1:
+        case ARIZONA_MISC_PAD_CTRL_2:
+        case ARIZONA_MISC_PAD_CTRL_3:
+        case ARIZONA_MISC_PAD_CTRL_4:
+        case ARIZONA_MISC_PAD_CTRL_5:
+        case ARIZONA_MISC_PAD_CTRL_6:
+        case ARIZONA_MISC_PAD_CTRL_7:
+        case ARIZONA_MISC_PAD_CTRL_8:
+        case ARIZONA_MISC_PAD_CTRL_9:
+        case ARIZONA_MISC_PAD_CTRL_10:
+        case ARIZONA_MISC_PAD_CTRL_11:
+        case ARIZONA_MISC_PAD_CTRL_12:
+        case ARIZONA_MISC_PAD_CTRL_13:
+        case ARIZONA_MISC_PAD_CTRL_14:
+        case ARIZONA_MISC_PAD_CTRL_15:
+        case ARIZONA_MISC_PAD_CTRL_16:
+        case ARIZONA_MISC_PAD_CTRL_17:
+        case ARIZONA_MISC_PAD_CTRL_18:
+        case ARIZONA_INTERRUPT_STATUS_1:
+        case ARIZONA_INTERRUPT_STATUS_2:
+        case ARIZONA_INTERRUPT_STATUS_3:
+        case ARIZONA_INTERRUPT_STATUS_4:
+        case ARIZONA_INTERRUPT_STATUS_5:
+        case ARIZONA_INTERRUPT_STATUS_1_MASK:
+        case ARIZONA_INTERRUPT_STATUS_2_MASK:
+        case ARIZONA_INTERRUPT_STATUS_3_MASK:
+        case ARIZONA_INTERRUPT_STATUS_4_MASK:
+        case ARIZONA_INTERRUPT_STATUS_5_MASK:
+        case ARIZONA_INTERRUPT_CONTROL:
+        case ARIZONA_IRQ2_STATUS_1:
+        case ARIZONA_IRQ2_STATUS_2:
+        case ARIZONA_IRQ2_STATUS_3:
+        case ARIZONA_IRQ2_STATUS_4:
+        case ARIZONA_IRQ2_STATUS_5:
+        case ARIZONA_IRQ2_STATUS_1_MASK:
+        case ARIZONA_IRQ2_STATUS_2_MASK:
+        case ARIZONA_IRQ2_STATUS_3_MASK:
+        case ARIZONA_IRQ2_STATUS_4_MASK:
+        case ARIZONA_IRQ2_STATUS_5_MASK:
+        case ARIZONA_IRQ2_CONTROL:
+        case ARIZONA_INTERRUPT_RAW_STATUS_2:
+        case ARIZONA_INTERRUPT_RAW_STATUS_3:
+        case ARIZONA_INTERRUPT_RAW_STATUS_4:
+        case ARIZONA_INTERRUPT_RAW_STATUS_5:
+        case ARIZONA_INTERRUPT_RAW_STATUS_6:
+        case ARIZONA_INTERRUPT_RAW_STATUS_7:
+        case ARIZONA_INTERRUPT_RAW_STATUS_8:
+        case ARIZONA_IRQ_PIN_STATUS:
+        case ARIZONA_AOD_WKUP_AND_TRIG:
+        case ARIZONA_AOD_IRQ1:
+        case ARIZONA_AOD_IRQ2:
+        case ARIZONA_AOD_IRQ_MASK_IRQ1:
+        case ARIZONA_AOD_IRQ_MASK_IRQ2:
+        case ARIZONA_AOD_IRQ_RAW_STATUS:
+        case ARIZONA_JACK_DETECT_DEBOUNCE:
+        case ARIZONA_FX_CTRL1:
+        case ARIZONA_FX_CTRL2:
+        case ARIZONA_EQ1_1:
+        case ARIZONA_EQ1_2:
+        case ARIZONA_EQ1_3:
+        case ARIZONA_EQ1_4:
+        case ARIZONA_EQ1_5:
+        case ARIZONA_EQ1_6:
+        case ARIZONA_EQ1_7:
+        case ARIZONA_EQ1_8:
+        case ARIZONA_EQ1_9:
+        case ARIZONA_EQ1_10:
+        case ARIZONA_EQ1_11:
+        case ARIZONA_EQ1_12:
+        case ARIZONA_EQ1_13:
+        case ARIZONA_EQ1_14:
+        case ARIZONA_EQ1_15:
+        case ARIZONA_EQ1_16:
+        case ARIZONA_EQ1_17:
+        case ARIZONA_EQ1_18:
+        case ARIZONA_EQ1_19:
+        case ARIZONA_EQ1_20:
+        case ARIZONA_EQ1_21:
+        case ARIZONA_EQ2_1:
+        case ARIZONA_EQ2_2:
+        case ARIZONA_EQ2_3:
+        case ARIZONA_EQ2_4:
+        case ARIZONA_EQ2_5:
+        case ARIZONA_EQ2_6:
+        case ARIZONA_EQ2_7:
+        case ARIZONA_EQ2_8:
+        case ARIZONA_EQ2_9:
+        case ARIZONA_EQ2_10:
+        case ARIZONA_EQ2_11:
+        case ARIZONA_EQ2_12:
+        case ARIZONA_EQ2_13:
+        case ARIZONA_EQ2_14:
+        case ARIZONA_EQ2_15:
+        case ARIZONA_EQ2_16:
+        case ARIZONA_EQ2_17:
+        case ARIZONA_EQ2_18:
+        case ARIZONA_EQ2_19:
+        case ARIZONA_EQ2_20:
+        case ARIZONA_EQ2_21:
+        case ARIZONA_EQ3_1:
+        case ARIZONA_EQ3_2:
+        case ARIZONA_EQ3_3:
+        case ARIZONA_EQ3_4:
+        case ARIZONA_EQ3_5:
+        case ARIZONA_EQ3_6:
+        case ARIZONA_EQ3_7:
+        case ARIZONA_EQ3_8:
+        case ARIZONA_EQ3_9:
+        case ARIZONA_EQ3_10:
+        case ARIZONA_EQ3_11:
+        case ARIZONA_EQ3_12:
+        case ARIZONA_EQ3_13:
+        case ARIZONA_EQ3_14:
+        case ARIZONA_EQ3_15:
+        case ARIZONA_EQ3_16:
+        case ARIZONA_EQ3_17:
+        case ARIZONA_EQ3_18:
+        case ARIZONA_EQ3_19:
+        case ARIZONA_EQ3_20:
+        case ARIZONA_EQ3_21:
+        case ARIZONA_EQ4_1:
+        case ARIZONA_EQ4_2:
+        case ARIZONA_EQ4_3:
+        case ARIZONA_EQ4_4:
+        case ARIZONA_EQ4_5:
+        case ARIZONA_EQ4_6:
+        case ARIZONA_EQ4_7:
+        case ARIZONA_EQ4_8:
+        case ARIZONA_EQ4_9:
+        case ARIZONA_EQ4_10:
+        case ARIZONA_EQ4_11:
+        case ARIZONA_EQ4_12:
+        case ARIZONA_EQ4_13:
+        case ARIZONA_EQ4_14:
+        case ARIZONA_EQ4_15:
+        case ARIZONA_EQ4_16:
+        case ARIZONA_EQ4_17:
+        case ARIZONA_EQ4_18:
+        case ARIZONA_EQ4_19:
+        case ARIZONA_EQ4_20:
+        case ARIZONA_EQ4_21:
+        case ARIZONA_DRC1_CTRL1:
+        case ARIZONA_DRC1_CTRL2:
+        case ARIZONA_DRC1_CTRL3:
+        case ARIZONA_DRC1_CTRL4:
+        case ARIZONA_DRC1_CTRL5:
+        case ARIZONA_DRC2_CTRL1:
+        case ARIZONA_DRC2_CTRL2:
+        case ARIZONA_DRC2_CTRL3:
+        case ARIZONA_DRC2_CTRL4:
+        case ARIZONA_DRC2_CTRL5:
+        case ARIZONA_HPLPF1_1:
+        case ARIZONA_HPLPF1_2:
+        case ARIZONA_HPLPF2_1:
+        case ARIZONA_HPLPF2_2:
+        case ARIZONA_HPLPF3_1:
+        case ARIZONA_HPLPF3_2:
+        case ARIZONA_HPLPF4_1:
+        case ARIZONA_HPLPF4_2:
+        case ARIZONA_ASRC_ENABLE:
+        case ARIZONA_ASRC_STATUS:
+        case ARIZONA_ASRC_RATE1:
+        case ARIZONA_ISRC_1_CTRL_1:
+        case ARIZONA_ISRC_1_CTRL_2:
+        case ARIZONA_ISRC_1_CTRL_3:
+        case ARIZONA_ISRC_2_CTRL_1:
+        case ARIZONA_ISRC_2_CTRL_2:
+        case ARIZONA_ISRC_2_CTRL_3:
+        case ARIZONA_ISRC_3_CTRL_1:
+        case ARIZONA_ISRC_3_CTRL_2:
+        case ARIZONA_ISRC_3_CTRL_3:
+        case ARIZONA_CLOCK_CONTROL:
+        case ARIZONA_ANC_SRC:
+        case ARIZONA_DSP_STATUS:
+        case ARIZONA_DSP1_CONTROL_1:
+        case ARIZONA_DSP1_CLOCKING_1:
+        case ARIZONA_DSP1_STATUS_1:
+        case ARIZONA_DSP1_STATUS_2:
+        case ARIZONA_DSP2_CONTROL_1:
+        case ARIZONA_DSP2_CLOCKING_1:
+        case ARIZONA_DSP2_STATUS_1:
+        case ARIZONA_DSP2_STATUS_2:
+        case ARIZONA_DSP3_CONTROL_1:
+        case ARIZONA_DSP3_CLOCKING_1:
+        case ARIZONA_DSP3_STATUS_1:
+        case ARIZONA_DSP3_STATUS_2:
+        case ARIZONA_DSP4_CONTROL_1:
+        case ARIZONA_DSP4_CLOCKING_1:
+        case ARIZONA_DSP4_STATUS_1:
+        case ARIZONA_DSP4_STATUS_2:
+                return true;
+        default:
+                return false;
+        }
+}
+
+static bool wm5110_volatile_register(struct device *dev, unsigned int reg)
+{
+        switch (reg) {
+        case ARIZONA_SOFTWARE_RESET:
+        case ARIZONA_DEVICE_REVISION:
+        case ARIZONA_HAPTICS_STATUS:
+        case ARIZONA_SAMPLE_RATE_1_STATUS:
+        case ARIZONA_SAMPLE_RATE_2_STATUS:
+        case ARIZONA_SAMPLE_RATE_3_STATUS:
+        case ARIZONA_ASYNC_SAMPLE_RATE_1_STATUS:
+        case ARIZONA_MIC_DETECT_3:
+        case ARIZONA_HEADPHONE_DETECT_2:
+        case ARIZONA_INPUT_ENABLES_STATUS:
+        case ARIZONA_OUTPUT_STATUS_1:
+        case ARIZONA_RAW_OUTPUT_STATUS_1:
+        case ARIZONA_SLIMBUS_RX_PORT_STATUS:
+        case ARIZONA_SLIMBUS_TX_PORT_STATUS:
+        case ARIZONA_INTERRUPT_STATUS_1:
+        case ARIZONA_INTERRUPT_STATUS_2:
+        case ARIZONA_INTERRUPT_STATUS_3:
+        case ARIZONA_INTERRUPT_STATUS_4:
+        case ARIZONA_INTERRUPT_STATUS_5:
+        case ARIZONA_IRQ2_STATUS_1:
+        case ARIZONA_IRQ2_STATUS_2:
+        case ARIZONA_IRQ2_STATUS_3:
+        case ARIZONA_IRQ2_STATUS_4:
+        case ARIZONA_IRQ2_STATUS_5:
+        case ARIZONA_INTERRUPT_RAW_STATUS_2:
+        case ARIZONA_INTERRUPT_RAW_STATUS_3:
+        case ARIZONA_INTERRUPT_RAW_STATUS_4:
+        case ARIZONA_INTERRUPT_RAW_STATUS_5:
+        case ARIZONA_INTERRUPT_RAW_STATUS_6:
+        case ARIZONA_INTERRUPT_RAW_STATUS_7:
+        case ARIZONA_INTERRUPT_RAW_STATUS_8:
+        case ARIZONA_IRQ_PIN_STATUS:
+        case ARIZONA_AOD_IRQ1:
+        case ARIZONA_AOD_IRQ2:
+        case ARIZONA_ASRC_STATUS:
+        case ARIZONA_DSP_STATUS:
+        case ARIZONA_DSP1_CONTROL_1:
+        case ARIZONA_DSP1_CLOCKING_1:
+        case ARIZONA_DSP1_STATUS_1:
+        case ARIZONA_DSP1_STATUS_2:
+        case ARIZONA_DSP2_STATUS_1:
+        case ARIZONA_DSP2_STATUS_2:
+        case ARIZONA_DSP3_STATUS_1:
+        case ARIZONA_DSP3_STATUS_2:
+        case ARIZONA_DSP4_STATUS_1:
+        case ARIZONA_DSP4_STATUS_2:
+                return true;
+        default:
+                return false;
+        }
+}
+
+const struct regmap_config wm5110_spi_regmap = {
+        .reg_bits = 32,
+        .pad_bits = 16,
+        .val_bits = 16,
+
+        .max_register = ARIZONA_DSP1_STATUS_2,
+        .readable_reg = wm5110_readable_register,
+        .volatile_reg = wm5110_volatile_register,
+
+        .cache_type = REGCACHE_RBTREE,
+        .reg_defaults = wm5110_reg_default,
+        .num_reg_defaults = ARRAY_SIZE(wm5110_reg_default),
+};
+EXPORT_SYMBOL_GPL(wm5110_spi_regmap);
+
+const struct regmap_config wm5110_i2c_regmap = {
+        .reg_bits = 32,
+        .val_bits = 16,
+
+        .max_register = ARIZONA_DSP1_STATUS_2,
+        .readable_reg = wm5110_readable_register,
+        .volatile_reg = wm5110_volatile_register,
+
+        .cache_type = REGCACHE_RBTREE,
+        .reg_defaults = wm5110_reg_default,
+        .num_reg_defaults = ARRAY_SIZE(wm5110_reg_default),
+};
+EXPORT_SYMBOL_GPL(wm5110_i2c_regmap);
diff --git a/drivers/mfd/wm8350-core.c b/drivers/mfd/wm8350-core.c
index 8a9b11ca076a..7c1ae24605d9 100644
--- a/drivers/mfd/wm8350-core.c
+++ b/drivers/mfd/wm8350-core.c
@@ -32,9 +32,6 @@
 #include <linux/mfd/wm8350/supply.h>
 #include <linux/mfd/wm8350/wdt.h>
 
-#define WM8350_UNLOCK_KEY               0x0013
-#define WM8350_LOCK_KEY                 0x0000
-
 #define WM8350_CLOCK_CONTROL_1          0x28
 #define WM8350_AIF_TEST                 0x74
 
@@ -63,181 +60,32 @@
 /*
  * WM8350 Device IO
  */
-static DEFINE_MUTEX(io_mutex);
 static DEFINE_MUTEX(reg_lock_mutex);
 
-/* Perform a physical read from the device.
- */
-static int wm8350_phys_read(struct wm8350 *wm8350, u8 reg, int num_regs,
-                            u16 *dest)
-{
-        int i, ret;
-        int bytes = num_regs * 2;
-
-        dev_dbg(wm8350->dev, "volatile read\n");
-        ret = regmap_raw_read(wm8350->regmap, reg, dest, bytes);
-
-        for (i = reg; i < reg + num_regs; i++) {
-                /* Cache is CPU endian */
-                dest[i - reg] = be16_to_cpu(dest[i - reg]);
-
-                /* Mask out non-readable bits */
-                dest[i - reg] &= wm8350_reg_io_map[i].readable;
-        }
-
-        dump(num_regs, dest);
-
-        return ret;
-}
-
-static int wm8350_read(struct wm8350 *wm8350, u8 reg, int num_regs, u16 *dest)
-{
-        int i;
-        int end = reg + num_regs;
-        int ret = 0;
-        int bytes = num_regs * 2;
-
-        if ((reg + num_regs - 1) > WM8350_MAX_REGISTER) {
-                dev_err(wm8350->dev, "invalid reg %x\n",
-                        reg + num_regs - 1);
-                return -EINVAL;
-        }
-
-        dev_dbg(wm8350->dev,
-                "%s R%d(0x%2.2x) %d regs\n", __func__, reg, reg, num_regs);
-
-#if WM8350_BUS_DEBUG
-        /* we can _safely_ read any register, but warn if read not supported */
-        for (i = reg; i < end; i++) {
-                if (!wm8350_reg_io_map[i].readable)
-                        dev_warn(wm8350->dev,
-                                "reg R%d is not readable\n", i);
-        }
-#endif
-
-        /* if any volatile registers are required, then read back all */
-        for (i = reg; i < end; i++)
-                if (wm8350_reg_io_map[i].vol)
-                        return wm8350_phys_read(wm8350, reg, num_regs, dest);
-
-        /* no volatiles, then cache is good */
-        dev_dbg(wm8350->dev, "cache read\n");
-        memcpy(dest, &wm8350->reg_cache[reg], bytes);
-        dump(num_regs, dest);
-        return ret;
-}
-
-static inline int is_reg_locked(struct wm8350 *wm8350, u8 reg)
-{
-        if (reg == WM8350_SECURITY ||
-            wm8350->reg_cache[WM8350_SECURITY] == WM8350_UNLOCK_KEY)
-                return 0;
-
-        if ((reg >= WM8350_GPIO_FUNCTION_SELECT_1 &&
-             reg <= WM8350_GPIO_FUNCTION_SELECT_4) ||
-            (reg >= WM8350_BATTERY_CHARGER_CONTROL_1 &&
-             reg <= WM8350_BATTERY_CHARGER_CONTROL_3))
-                return 1;
-        return 0;
-}
-
-static int wm8350_write(struct wm8350 *wm8350, u8 reg, int num_regs, u16 *src)
-{
-        int i;
-        int end = reg + num_regs;
-        int bytes = num_regs * 2;
-
-        if ((reg + num_regs - 1) > WM8350_MAX_REGISTER) {
-                dev_err(wm8350->dev, "invalid reg %x\n",
-                        reg + num_regs - 1);
-                return -EINVAL;
-        }
-
-        /* it's generally not a good idea to write to RO or locked registers */
-        for (i = reg; i < end; i++) {
-                if (!wm8350_reg_io_map[i].writable) {
-                        dev_err(wm8350->dev,
-                                "attempted write to read only reg R%d\n", i);
-                        return -EINVAL;
-                }
-
-                if (is_reg_locked(wm8350, i)) {
-                        dev_err(wm8350->dev,
-                               "attempted write to locked reg R%d\n", i);
-                        return -EINVAL;
-                }
-
-                src[i - reg] &= wm8350_reg_io_map[i].writable;
-
-                wm8350->reg_cache[i] =
-                        (wm8350->reg_cache[i] & ~wm8350_reg_io_map[i].writable)
-                        | src[i - reg];
-
-                src[i - reg] = cpu_to_be16(src[i - reg]);
-        }
-
-        /* Actually write it out */
-        return regmap_raw_write(wm8350->regmap, reg, src, bytes);
-}
-
 /*
  * Safe read, modify, write methods
  */
 int wm8350_clear_bits(struct wm8350 *wm8350, u16 reg, u16 mask)
 {
-        u16 data;
-        int err;
-
-        mutex_lock(&io_mutex);
-        err = wm8350_read(wm8350, reg, 1, &data);
-        if (err) {
-                dev_err(wm8350->dev, "read from reg R%d failed\n", reg);
-                goto out;
-        }
-
-        data &= ~mask;
-        err = wm8350_write(wm8350, reg, 1, &data);
-        if (err)
-                dev_err(wm8350->dev, "write to reg R%d failed\n", reg);
-out:
-        mutex_unlock(&io_mutex);
-        return err;
+        return regmap_update_bits(wm8350->regmap, reg, mask, 0);
 }
 EXPORT_SYMBOL_GPL(wm8350_clear_bits);
 
 int wm8350_set_bits(struct wm8350 *wm8350, u16 reg, u16 mask)
 {
-        u16 data;
-        int err;
-
-        mutex_lock(&io_mutex);
-        err = wm8350_read(wm8350, reg, 1, &data);
-        if (err) {
-                dev_err(wm8350->dev, "read from reg R%d failed\n", reg);
-                goto out;
-        }
-
-        data |= mask;
-        err = wm8350_write(wm8350, reg, 1, &data);
-        if (err)
-                dev_err(wm8350->dev, "write to reg R%d failed\n", reg);
-out:
-        mutex_unlock(&io_mutex);
-        return err;
+        return regmap_update_bits(wm8350->regmap, reg, mask, mask);
 }
 EXPORT_SYMBOL_GPL(wm8350_set_bits);
 
 u16 wm8350_reg_read(struct wm8350 *wm8350, int reg)
 {
-        u16 data;
+        unsigned int data;
         int err;
 
-        mutex_lock(&io_mutex);
-        err = wm8350_read(wm8350, reg, 1, &data);
+        err = regmap_read(wm8350->regmap, reg, &data);
         if (err)
                 dev_err(wm8350->dev, "read from reg R%d failed\n", reg);
 
-        mutex_unlock(&io_mutex);
         return data;
 }
 EXPORT_SYMBOL_GPL(wm8350_reg_read);
@@ -245,13 +93,11 @@ EXPORT_SYMBOL_GPL(wm8350_reg_read);
 int wm8350_reg_write(struct wm8350 *wm8350, int reg, u16 val)
 {
         int ret;
-        u16 data = val;
 
-        mutex_lock(&io_mutex);
-        ret = wm8350_write(wm8350, reg, 1, &data);
+        ret = regmap_write(wm8350->regmap, reg, val);
+
         if (ret)
                 dev_err(wm8350->dev, "write to reg R%d failed\n", reg);
-        mutex_unlock(&io_mutex);
         return ret;
 }
 EXPORT_SYMBOL_GPL(wm8350_reg_write);
@@ -261,12 +107,11 @@ int wm8350_block_read(struct wm8350 *wm8350, int start_reg, int regs,
 {
         int err = 0;
 
-        mutex_lock(&io_mutex);
-        err = wm8350_read(wm8350, start_reg, regs, dest);
+        err = regmap_bulk_read(wm8350->regmap, start_reg, dest, regs);
         if (err)
                 dev_err(wm8350->dev, "block read starting from R%d failed\n",
                         start_reg);
-        mutex_unlock(&io_mutex);
+
         return err;
 }
 EXPORT_SYMBOL_GPL(wm8350_block_read);
@@ -276,12 +121,11 @@ int wm8350_block_write(struct wm8350 *wm8350, int start_reg, int regs,
 {
         int ret = 0;
 
-        mutex_lock(&io_mutex);
-        ret = wm8350_write(wm8350, start_reg, regs, src);
+        ret = regmap_bulk_write(wm8350->regmap, start_reg, src, regs);
         if (ret)
                 dev_err(wm8350->dev, "block write starting at R%d failed\n",
                         start_reg);
-        mutex_unlock(&io_mutex);
+
         return ret;
 }
 EXPORT_SYMBOL_GPL(wm8350_block_write);
@@ -295,15 +139,20 @@ EXPORT_SYMBOL_GPL(wm8350_block_write);
  */
 int wm8350_reg_lock(struct wm8350 *wm8350)
 {
-        u16 key = WM8350_LOCK_KEY;
         int ret;
 
+        mutex_lock(&reg_lock_mutex);
+
         ldbg(__func__);
-        mutex_lock(&io_mutex);
-        ret = wm8350_write(wm8350, WM8350_SECURITY, 1, &key);
+
+        ret = wm8350_reg_write(wm8350, WM8350_SECURITY, WM8350_LOCK_KEY);
         if (ret)
                 dev_err(wm8350->dev, "lock failed\n");
-        mutex_unlock(&io_mutex);
+
+        wm8350->unlocked = false;
+
+        mutex_unlock(&reg_lock_mutex);
+
         return ret;
 }
 EXPORT_SYMBOL_GPL(wm8350_reg_lock);
@@ -319,15 +168,20 @@ EXPORT_SYMBOL_GPL(wm8350_reg_lock);
  */
 int wm8350_reg_unlock(struct wm8350 *wm8350)
 {
-        u16 key = WM8350_UNLOCK_KEY;
         int ret;
 
+        mutex_lock(&reg_lock_mutex);
+
         ldbg(__func__);
-        mutex_lock(&io_mutex);
-        ret = wm8350_write(wm8350, WM8350_SECURITY, 1, &key);
+
+        ret = wm8350_reg_write(wm8350, WM8350_SECURITY, WM8350_UNLOCK_KEY);
         if (ret)
                 dev_err(wm8350->dev, "unlock failed\n");
-        mutex_unlock(&io_mutex);
+
+        wm8350->unlocked = true;
+
+        mutex_unlock(&reg_lock_mutex);
+
         return ret;
 }
 EXPORT_SYMBOL_GPL(wm8350_reg_unlock);
@@ -395,146 +249,6 @@ static irqreturn_t wm8350_auxadc_irq(int irq, void *irq_data)
 }
 
 /*
- * Cache is always host endian.
- */
-static int wm8350_create_cache(struct wm8350 *wm8350, int type, int mode)
-{
-        int i, ret = 0;
-        u16 value;
-        const u16 *reg_map;
-
-        switch (type) {
-        case 0:
-                switch (mode) {
-#ifdef CONFIG_MFD_WM8350_CONFIG_MODE_0
-                case 0:
-                        reg_map = wm8350_mode0_defaults;
-                        break;
-#endif
-#ifdef CONFIG_MFD_WM8350_CONFIG_MODE_1
-                case 1:
-                        reg_map = wm8350_mode1_defaults;
-                        break;
-#endif
-#ifdef CONFIG_MFD_WM8350_CONFIG_MODE_2
-                case 2:
-                        reg_map = wm8350_mode2_defaults;
-                        break;
-#endif
-#ifdef CONFIG_MFD_WM8350_CONFIG_MODE_3
-                case 3:
-                        reg_map = wm8350_mode3_defaults;
-                        break;
-#endif
-                default:
-                        dev_err(wm8350->dev,
-                                "WM8350 configuration mode %d not supported\n",
-                                mode);
-                        return -EINVAL;
-                }
-                break;
-
-        case 1:
-                switch (mode) {
-#ifdef CONFIG_MFD_WM8351_CONFIG_MODE_0
-                case 0:
-                        reg_map = wm8351_mode0_defaults;
-                        break;
-#endif
-#ifdef CONFIG_MFD_WM8351_CONFIG_MODE_1
-                case 1:
-                        reg_map = wm8351_mode1_defaults;
-                        break;
-#endif
-#ifdef CONFIG_MFD_WM8351_CONFIG_MODE_2
-                case 2:
-                        reg_map = wm8351_mode2_defaults;
-                        break;
-#endif
-#ifdef CONFIG_MFD_WM8351_CONFIG_MODE_3
-                case 3:
-                        reg_map = wm8351_mode3_defaults;
-                        break;
-#endif
-                default:
-                        dev_err(wm8350->dev,
-                                "WM8351 configuration mode %d not supported\n",
-                                mode);
-                        return -EINVAL;
-                }
-                break;
-
-        case 2:
-                switch (mode) {
-#ifdef CONFIG_MFD_WM8352_CONFIG_MODE_0
-                case 0:
-                        reg_map = wm8352_mode0_defaults;
-                        break;
-#endif
-#ifdef CONFIG_MFD_WM8352_CONFIG_MODE_1
-                case 1:
-                        reg_map = wm8352_mode1_defaults;
-                        break;
-#endif
-#ifdef CONFIG_MFD_WM8352_CONFIG_MODE_2
-                case 2:
-                        reg_map = wm8352_mode2_defaults;
-                        break;
-#endif
-#ifdef CONFIG_MFD_WM8352_CONFIG_MODE_3
-                case 3:
-                        reg_map = wm8352_mode3_defaults;
-                        break;
-#endif
-                default:
-                        dev_err(wm8350->dev,
-                                "WM8352 configuration mode %d not supported\n",
-                                mode);
-                        return -EINVAL;
-                }
-                break;
-
-        default:
-                dev_err(wm8350->dev,
-                        "WM835x configuration mode %d not supported\n",
-                        mode);
-                return -EINVAL;
-        }
-
-        wm8350->reg_cache =
-                kmalloc(sizeof(u16) * (WM8350_MAX_REGISTER + 1), GFP_KERNEL);
-        if (wm8350->reg_cache == NULL)
-                return -ENOMEM;
-
-        /* Read the initial cache state back from the device - this is
-         * a PMIC so the device many not be in a virgin state and we
-         * can't rely on the silicon values.
-         */
-        ret = regmap_raw_read(wm8350->regmap, 0, wm8350->reg_cache,
-                              sizeof(u16) * (WM8350_MAX_REGISTER + 1));
-        if (ret < 0) {
-                dev_err(wm8350->dev,
-                        "failed to read initial cache values\n");
-                goto out;
-        }
-
-        /* Mask out uncacheable/unreadable bits and the audio. */
-        for (i = 0; i < WM8350_MAX_REGISTER; i++) {
-                if (wm8350_reg_io_map[i].readable &&
-                    (i < WM8350_CLOCK_CONTROL_1 || i > WM8350_AIF_TEST)) {
-                        value = be16_to_cpu(wm8350->reg_cache[i]);
-                        value &= wm8350_reg_io_map[i].readable;
-                        wm8350->reg_cache[i] = value;
-                } else
-                        wm8350->reg_cache[i] = reg_map[i];
-        }
-
-out:
-        kfree(wm8350->reg_cache);
-        return ret;
-}
-
-/*
  * Register a client device.  This is non-fatal since there is no need to
  * fail the entire device init due to a single platform device failing.
  */
@@ -681,18 +395,12 @@ int wm8350_device_init(struct wm8350 *wm8350, int irq,
                 goto err;
         }
 
-        ret = wm8350_create_cache(wm8350, mask_rev, mode);
-        if (ret < 0) {
-                dev_err(wm8350->dev, "Failed to create register cache\n");
-                return ret;
-        }
-
         mutex_init(&wm8350->auxadc_mutex);
         init_completion(&wm8350->auxadc_done);
 
         ret = wm8350_irq_init(wm8350, irq, pdata);
         if (ret < 0)
-                goto err_free;
+                goto err;
 
         if (wm8350->irq_base) {
                 ret = request_threaded_irq(wm8350->irq_base +
@@ -730,8 +438,6 @@ int wm8350_device_init(struct wm8350 *wm8350, int irq,
 
 err_irq:
         wm8350_irq_exit(wm8350);
-err_free:
-        kfree(wm8350->reg_cache);
 err:
         return ret;
 }
@@ -758,8 +464,6 @@ void wm8350_device_exit(struct wm8350 *wm8350)
                 free_irq(wm8350->irq_base + WM8350_IRQ_AUXADC_DATARDY, wm8350);
 
         wm8350_irq_exit(wm8350);
-
-        kfree(wm8350->reg_cache);
 }
 EXPORT_SYMBOL_GPL(wm8350_device_exit);
 
diff --git a/drivers/mfd/wm8350-i2c.c b/drivers/mfd/wm8350-i2c.c
index a68aceb4e48c..2e57101c8d3d 100644
--- a/drivers/mfd/wm8350-i2c.c
+++ b/drivers/mfd/wm8350-i2c.c
@@ -23,11 +23,6 @@
 #include <linux/regmap.h>
 #include <linux/slab.h>
 
-static const struct regmap_config wm8350_regmap = {
-        .reg_bits = 8,
-        .val_bits = 16,
-};
-
 static int wm8350_i2c_probe(struct i2c_client *i2c,
                             const struct i2c_device_id *id)
 {
diff --git a/drivers/mfd/wm8350-irq.c b/drivers/mfd/wm8350-irq.c
index 9fd01bf63c51..624ff90501cd 100644
--- a/drivers/mfd/wm8350-irq.c
+++ b/drivers/mfd/wm8350-irq.c
@@ -432,11 +432,9 @@ static void wm8350_irq_sync_unlock(struct irq_data *data)
         for (i = 0; i < ARRAY_SIZE(wm8350->irq_masks); i++) {
                 /* If there's been a change in the mask write it back
                  * to the hardware. */
-                if (wm8350->irq_masks[i] !=
-                    wm8350->reg_cache[WM8350_INT_STATUS_1_MASK + i])
-                        WARN_ON(wm8350_reg_write(wm8350,
-                                         WM8350_INT_STATUS_1_MASK + i,
-                                                 wm8350->irq_masks[i]));
+                WARN_ON(regmap_update_bits(wm8350->regmap,
+                                           WM8350_INT_STATUS_1_MASK + i,
+                                           0xffff, wm8350->irq_masks[i]));
         }
 
         mutex_unlock(&wm8350->irq_lock);
diff --git a/drivers/mfd/wm8350-regmap.c b/drivers/mfd/wm8350-regmap.c
index e965139e5cd5..9efc64750fb6 100644
--- a/drivers/mfd/wm8350-regmap.c
+++ b/drivers/mfd/wm8350-regmap.c
@@ -14,3170 +14,18 @@
 
 #include <linux/mfd/wm8350/core.h>
 
-#ifdef CONFIG_MFD_WM8350_CONFIG_MODE_0
-
-#undef WM8350_HAVE_CONFIG_MODE
-#define WM8350_HAVE_CONFIG_MODE
-
-const u16 wm8350_mode0_defaults[] = {
-        0x17FF,     /* R0   - Reset/ID */
-        0x1000,     /* R1   - ID */
-        0x0000,     /* R2 */
-        0x1002,     /* R3   - System Control 1 */
-        0x0004,     /* R4   - System Control 2 */
-        0x0000,     /* R5   - System Hibernate */
-        0x8A00,     /* R6   - Interface Control */
-        0x0000,     /* R7 */
-        0x8000,     /* R8   - Power mgmt (1) */
-        0x0000,     /* R9   - Power mgmt (2) */
-        0x0000,     /* R10  - Power mgmt (3) */
-        0x2000,     /* R11  - Power mgmt (4) */
-        0x0E00,     /* R12  - Power mgmt (5) */
-        0x0000,     /* R13  - Power mgmt (6) */
-        0x0000,     /* R14  - Power mgmt (7) */
-        0x0000,     /* R15 */
-        0x0000,     /* R16  - RTC Seconds/Minutes */
-        0x0100,     /* R17  - RTC Hours/Day */
-        0x0101,     /* R18  - RTC Date/Month */
-        0x1400,     /* R19  - RTC Year */
-        0x0000,     /* R20  - Alarm Seconds/Minutes */
-        0x0000,     /* R21  - Alarm Hours/Day */
-        0x0000,     /* R22  - Alarm Date/Month */
-        0x0320,     /* R23  - RTC Time Control */
-        0x0000,     /* R24  - System Interrupts */
-        0x0000,     /* R25  - Interrupt Status 1 */
-        0x0000,     /* R26  - Interrupt Status 2 */
-        0x0000,     /* R27  - Power Up Interrupt Status */
-        0x0000,     /* R28  - Under Voltage Interrupt status */
-        0x0000,     /* R29  - Over Current Interrupt status */
-        0x0000,     /* R30  - GPIO Interrupt Status */
-        0x0000,     /* R31  - Comparator Interrupt Status */
-        0x3FFF,     /* R32  - System Interrupts Mask */
-        0x0000,     /* R33  - Interrupt Status 1 Mask */
-        0x0000,     /* R34  - Interrupt Status 2 Mask */
-        0x0000,     /* R35  - Power Up Interrupt Status Mask */
-        0x0000,     /* R36  - Under Voltage Interrupt status Mask */
-        0x0000,     /* R37  - Over Current Interrupt status Mask */
-        0x0000,     /* R38  - GPIO Interrupt Status Mask */
-        0x0000,     /* R39  - Comparator Interrupt Status Mask */
-        0x0040,     /* R40  - Clock Control 1 */
-        0x0000,     /* R41  - Clock Control 2 */
-        0x3B00,     /* R42  - FLL Control 1 */
-        0x7086,     /* R43  - FLL Control 2 */
-        0xC226,     /* R44  - FLL Control 3 */
-        0x0000,     /* R45  - FLL Control 4 */
-        0x0000,     /* R46 */
-        0x0000,     /* R47 */
-        0x0000,     /* R48  - DAC Control */
-        0x0000,     /* R49 */
-        0x00C0,     /* R50  - DAC Digital Volume L */
-        0x00C0,     /* R51  - DAC Digital Volume R */
-        0x0000,     /* R52 */
-        0x0040,     /* R53  - DAC LR Rate */
-        0x0000,     /* R54  - DAC Clock Control */
-        0x0000,     /* R55 */
-        0x0000,     /* R56 */
-        0x0000,     /* R57 */
-        0x4000,     /* R58  - DAC Mute */
-        0x0000,     /* R59  - DAC Mute Volume */
-        0x0000,     /* R60  - DAC Side */
-        0x0000,     /* R61 */
-        0x0000,     /* R62 */
-        0x0000,     /* R63 */
-        0x8000,     /* R64  - ADC Control */
-        0x0000,     /* R65 */
-        0x00C0,     /* R66  - ADC Digital Volume L */
-        0x00C0,     /* R67  - ADC Digital Volume R */
-        0x0000,     /* R68  - ADC Divider */
-        0x0000,     /* R69 */
-        0x0040,     /* R70  - ADC LR Rate */
-        0x0000,     /* R71 */
-        0x0303,     /* R72  - Input Control */
-        0x0000,     /* R73  - IN3 Input Control */
-        0x0000,     /* R74  - Mic Bias Control */
-        0x0000,     /* R75 */
-        0x0000,     /* R76  - Output Control */
-        0x0000,     /* R77  - Jack Detect */
-        0x0000,     /* R78  - Anti Pop Control */
-        0x0000,     /* R79 */
-        0x0040,     /* R80  - Left Input Volume */
-        0x0040,     /* R81  - Right Input Volume */
-        0x0000,     /* R82 */
-        0x0000,     /* R83 */
-        0x0000,     /* R84 */
-        0x0000,     /* R85 */
-        0x0000,     /* R86 */
-        0x0000,     /* R87 */
-        0x0800,     /* R88  - Left Mixer Control */
-        0x1000,     /* R89  - Right Mixer Control */
-        0x0000,     /* R90 */
-        0x0000,     /* R91 */
-        0x0000,     /* R92  - OUT3 Mixer Control */
-        0x0000,     /* R93  - OUT4 Mixer Control */
-        0x0000,     /* R94 */
-        0x0000,     /* R95 */
-        0x0000,     /* R96  - Output Left Mixer Volume */
-        0x0000,     /* R97  - Output Right Mixer Volume */
-        0x0000,     /* R98  - Input Mixer Volume L */
-        0x0000,     /* R99  - Input Mixer Volume R */
-        0x0000,     /* R100 - Input Mixer Volume */
-        0x0000,     /* R101 */
-        0x0000,     /* R102 */
-        0x0000,     /* R103 */
-        0x00E4,     /* R104 - LOUT1 Volume */
-        0x00E4,     /* R105 - ROUT1 Volume */
-        0x00E4,     /* R106 - LOUT2 Volume */
-        0x02E4,     /* R107 - ROUT2 Volume */
-        0x0000,     /* R108 */
-        0x0000,     /* R109 */
-        0x0000,     /* R110 */
-        0x0000,     /* R111 - BEEP Volume */
-        0x0A00,     /* R112 - AI Formating */
-        0x0000,     /* R113 - ADC DAC COMP */
-        0x0020,     /* R114 - AI ADC Control */
-        0x0020,     /* R115 - AI DAC Control */
-        0x0000,     /* R116 - AIF Test */
-        0x0000,     /* R117 */
-        0x0000,     /* R118 */
-        0x0000,     /* R119 */
-        0x0000,     /* R120 */
-        0x0000,     /* R121 */
-        0x0000,     /* R122 */
-        0x0000,     /* R123 */
-        0x0000,     /* R124 */
-        0x0000,     /* R125 */
-        0x0000,     /* R126 */
-        0x0000,     /* R127 */
-        0x1FFF,     /* R128 - GPIO Debounce */
-        0x0000,     /* R129 - GPIO Pin pull up Control */
-        0x03FC,     /* R130 - GPIO Pull down Control */
-        0x0000,     /* R131 - GPIO Interrupt Mode */
-        0x0000,     /* R132 */
-        0x0000,     /* R133 - GPIO Control */
-        0x0FFC,     /* R134 - GPIO Configuration (i/o) */
-        0x0FFC,     /* R135 - GPIO Pin Polarity / Type */
-        0x0000,     /* R136 */
-        0x0000,     /* R137 */
-        0x0000,     /* R138 */
-        0x0000,     /* R139 */
-        0x0013,     /* R140 - GPIO Function Select 1 */
-        0x0000,     /* R141 - GPIO Function Select 2 */
-        0x0000,     /* R142 - GPIO Function Select 3 */
-        0x0003,     /* R143 - GPIO Function Select 4 */
-        0x0000,     /* R144 - Digitiser Control (1) */
-        0x0002,     /* R145 - Digitiser Control (2) */
-        0x0000,     /* R146 */
-        0x0000,     /* R147 */
-        0x0000,     /* R148 */
-        0x0000,     /* R149 */
-        0x0000,     /* R150 */
-        0x0000,     /* R151 */
-        0x7000,     /* R152 - AUX1 Readback */
-        0x7000,     /* R153 - AUX2 Readback */
-        0x7000,     /* R154 - AUX3 Readback */
-        0x7000,     /* R155 - AUX4 Readback */
-        0x0000,     /* R156 - USB Voltage Readback */
-        0x0000,     /* R157 - LINE Voltage Readback */
-        0x0000,     /* R158 - BATT Voltage Readback */
-        0x0000,     /* R159 - Chip Temp Readback */
-        0x0000,     /* R160 */
-        0x0000,     /* R161 */
-        0x0000,     /* R162 */
-        0x0000,     /* R163 - Generic Comparator Control */
-        0x0000,     /* R164 - Generic comparator 1 */
-        0x0000,     /* R165 - Generic comparator 2 */
-        0x0000,     /* R166 - Generic comparator 3 */
-        0x0000,     /* R167 - Generic comparator 4 */
-        0xA00F,     /* R168 - Battery Charger Control 1 */
-        0x0B06,     /* R169 - Battery Charger Control 2 */
-        0x0000,     /* R170 - Battery Charger Control 3 */
-        0x0000,     /* R171 */
-        0x0000,     /* R172 - Current Sink Driver A */
-        0x0000,     /* R173 - CSA Flash control */
-        0x0000,     /* R174 - Current Sink Driver B */
-        0x0000,     /* R175 - CSB Flash control */
-        0x0000,     /* R176 - DCDC/LDO requested */
-        0x002D,     /* R177 - DCDC Active options */
-        0x0000,     /* R178 - DCDC Sleep options */
-        0x0025,     /* R179 - Power-check comparator */
-        0x000E,     /* R180 - DCDC1 Control */
-        0x0000,     /* R181 - DCDC1 Timeouts */
-        0x1006,     /* R182 - DCDC1 Low Power */
-        0x0018,     /* R183 - DCDC2 Control */
-        0x0000,     /* R184 - DCDC2 Timeouts */
-        0x0000,     /* R185 */
-        0x0000,     /* R186 - DCDC3 Control */
-        0x0000,     /* R187 - DCDC3 Timeouts */
-        0x0006,     /* R188 - DCDC3 Low Power */
-        0x0000,     /* R189 - DCDC4 Control */
-        0x0000,     /* R190 - DCDC4 Timeouts */
-        0x0006,     /* R191 - DCDC4 Low Power */
-        0x0008,     /* R192 - DCDC5 Control */
-        0x0000,     /* R193 - DCDC5 Timeouts */
-        0x0000,     /* R194 */
-        0x0000,     /* R195 - DCDC6 Control */
-        0x0000,     /* R196 - DCDC6 Timeouts */
-        0x0006,     /* R197 - DCDC6 Low Power */
-        0x0000,     /* R198 */
-        0x0003,     /* R199 - Limit Switch Control */
-        0x001C,     /* R200 - LDO1 Control */
-        0x0000,     /* R201 - LDO1 Timeouts */
-        0x001C,     /* R202 - LDO1 Low Power */
-        0x001B,     /* R203 - LDO2 Control */
-        0x0000,     /* R204 - LDO2 Timeouts */
-        0x001C,     /* R205 - LDO2 Low Power */
-        0x001B,     /* R206 - LDO3 Control */
-        0x0000,     /* R207 - LDO3 Timeouts */
-        0x001C,     /* R208 - LDO3 Low Power */
-        0x001B,     /* R209 - LDO4 Control */
-        0x0000,     /* R210 - LDO4 Timeouts */
-        0x001C,     /* R211 - LDO4 Low Power */
-        0x0000,     /* R212 */
-        0x0000,     /* R213 */
-        0x0000,     /* R214 */
-        0x0000,     /* R215 - VCC_FAULT Masks */
-        0x001F,     /* R216 - Main Bandgap Control */
-        0x0000,     /* R217 - OSC Control */
-        0x9000,     /* R218 - RTC Tick Control */
-        0x0000,     /* R219 */
-        0x4000,     /* R220 - RAM BIST 1 */
-        0x0000,     /* R221 */
-        0x0000,     /* R222 */
-        0x0000,     /* R223 */
-        0x0000,     /* R224 */
-        0x0000,     /* R225 - DCDC/LDO status */
-        0x0000,     /* R226 */
-        0x0000,     /* R227 */
-        0x0000,     /* R228 */
-        0x0000,     /* R229 */
-        0xE000,     /* R230 - GPIO Pin Status */
-        0x0000,     /* R231 */
-        0x0000,     /* R232 */
-        0x0000,     /* R233 */
-        0x0000,     /* R234 */
-        0x0000,     /* R235 */
-        0x0000,     /* R236 */
-        0x0000,     /* R237 */
-        0x0000,     /* R238 */
-        0x0000,     /* R239 */
-        0x0000,     /* R240 */
-        0x0000,     /* R241 */
-        0x0000,     /* R242 */
-        0x0000,     /* R243 */
-        0x0000,     /* R244 */
-        0x0000,     /* R245 */
-        0x0000,     /* R246 */
-        0x0000,     /* R247 */
-        0x0000,     /* R248 */
-        0x0000,     /* R249 */
-        0x0000,     /* R250 */
-        0x0000,     /* R251 */
-        0x0000,     /* R252 */
-        0x0000,     /* R253 */
-        0x0000,     /* R254 */
-        0x0000,     /* R255 */
-};
-#endif
-
-#ifdef CONFIG_MFD_WM8350_CONFIG_MODE_1
-
-#undef WM8350_HAVE_CONFIG_MODE
-#define WM8350_HAVE_CONFIG_MODE
-
-const u16 wm8350_mode1_defaults[] = {
-        0x17FF,     /* R0   - Reset/ID */
-        0x1000,     /* R1   - ID */
-        0x0000,     /* R2 */
-        0x1002,     /* R3   - System Control 1 */
-        0x0014,     /* R4   - System Control 2 */
-        0x0000,     /* R5   - System Hibernate */
-        0x8A00,     /* R6   - Interface Control */
-        0x0000,     /* R7 */
-        0x8000,     /* R8   - Power mgmt (1) */
-        0x0000,     /* R9   - Power mgmt (2) */
-        0x0000,     /* R10  - Power mgmt (3) */
-        0x2000,     /* R11  - Power mgmt (4) */
-        0x0E00,     /* R12  - Power mgmt (5) */
-        0x0000,     /* R13  - Power mgmt (6) */
-        0x0000,     /* R14  - Power mgmt (7) */
-        0x0000,     /* R15 */
-        0x0000,     /* R16  - RTC Seconds/Minutes */
-        0x0100,     /* R17  - RTC Hours/Day */
-        0x0101,     /* R18  - RTC Date/Month */
-        0x1400,     /* R19  - RTC Year */
-        0x0000,     /* R20  - Alarm Seconds/Minutes */
-        0x0000,     /* R21  - Alarm Hours/Day */
-        0x0000,     /* R22  - Alarm Date/Month */
-        0x0320,     /* R23  - RTC Time Control */
-        0x0000,     /* R24  - System Interrupts */
-        0x0000,     /* R25  - Interrupt Status 1 */
-        0x0000,     /* R26  - Interrupt Status 2 */
-        0x0000,     /* R27  - Power Up Interrupt Status */
-        0x0000,     /* R28  - Under Voltage Interrupt status */
-        0x0000,     /* R29  - Over Current Interrupt status */
-        0x0000,     /* R30  - GPIO Interrupt Status */
-        0x0000,     /* R31  - Comparator Interrupt Status */
-        0x3FFF,     /* R32  - System Interrupts Mask */
-        0x0000,     /* R33  - Interrupt Status 1 Mask */
-        0x0000,     /* R34  - Interrupt Status 2 Mask */
-        0x0000,     /* R35  - Power Up Interrupt Status Mask */
-        0x0000,     /* R36  - Under Voltage Interrupt status Mask */
-        0x0000,     /* R37  - Over Current Interrupt status Mask */
-        0x0000,     /* R38  - GPIO Interrupt Status Mask */
-        0x0000,     /* R39  - Comparator Interrupt Status Mask */
-        0x0040,     /* R40  - Clock Control 1 */
-        0x0000,     /* R41  - Clock Control 2 */
-        0x3B00,     /* R42  - FLL Control 1 */
-        0x7086,     /* R43  - FLL Control 2 */
-        0xC226,     /* R44  - FLL Control 3 */
-        0x0000,     /* R45  - FLL Control 4 */
-        0x0000,     /* R46 */
-        0x0000,     /* R47 */
-        0x0000,     /* R48  - DAC Control */
-        0x0000,     /* R49 */
-        0x00C0,     /* R50  - DAC Digital Volume L */
-        0x00C0,     /* R51  - DAC Digital Volume R */
-        0x0000,     /* R52 */
-        0x0040,     /* R53  - DAC LR Rate */
-        0x0000,     /* R54  - DAC Clock Control */
-        0x0000,     /* R55 */
-        0x0000,     /* R56 */
-        0x0000,     /* R57 */
-        0x4000,     /* R58  - DAC Mute */
-        0x0000,     /* R59  - DAC Mute Volume */
-        0x0000,     /* R60  - DAC Side */
-        0x0000,     /* R61 */
-        0x0000,     /* R62 */
-        0x0000,     /* R63 */
-        0x8000,     /* R64  - ADC Control */
-        0x0000,     /* R65 */
-        0x00C0,     /* R66  - ADC Digital Volume L */
-        0x00C0,     /* R67  - ADC Digital Volume R */
-        0x0000,     /* R68  - ADC Divider */
-        0x0000,     /* R69 */
-        0x0040,     /* R70  - ADC LR Rate */
-        0x0000,     /* R71 */
-        0x0303,     /* R72  - Input Control */
-        0x0000,     /* R73  - IN3 Input Control */
-        0x0000,     /* R74  - Mic Bias Control */
-        0x0000,     /* R75 */
-        0x0000,     /* R76  - Output Control */
-        0x0000,     /* R77  - Jack Detect */
-        0x0000,     /* R78  - Anti Pop Control */
-        0x0000,     /* R79 */
-        0x0040,     /* R80  - Left Input Volume */
-        0x0040,     /* R81  - Right Input Volume */
-        0x0000,     /* R82 */
-        0x0000,     /* R83 */
-        0x0000,     /* R84 */
-        0x0000,     /* R85 */
-        0x0000,     /* R86 */
-        0x0000,     /* R87 */
-        0x0800,     /* R88  - Left Mixer Control */
-        0x1000,     /* R89  - Right Mixer Control */
-        0x0000,     /* R90 */
-        0x0000,     /* R91 */
-        0x0000,     /* R92  - OUT3 Mixer Control */
-        0x0000,     /* R93  - OUT4 Mixer Control */
-        0x0000,     /* R94 */
-        0x0000,     /* R95 */
-        0x0000,     /* R96  - Output Left Mixer Volume */
-        0x0000,     /* R97  - Output Right Mixer Volume */
-        0x0000,     /* R98  - Input Mixer Volume L */
-        0x0000,     /* R99  - Input Mixer Volume R */
-        0x0000,     /* R100 - Input Mixer Volume */
-        0x0000,     /* R101 */
-        0x0000,     /* R102 */
-        0x0000,     /* R103 */
-        0x00E4,     /* R104 - LOUT1 Volume */
-        0x00E4,     /* R105 - ROUT1 Volume */
-        0x00E4,     /* R106 - LOUT2 Volume */
-        0x02E4,     /* R107 - ROUT2 Volume */
-        0x0000,     /* R108 */
-        0x0000,     /* R109 */
-        0x0000,     /* R110 */
-        0x0000,     /* R111 - BEEP Volume */
-        0x0A00,     /* R112 - AI Formating */
-        0x0000,     /* R113 - ADC DAC COMP */
-        0x0020,     /* R114 - AI ADC Control */
-        0x0020,     /* R115 - AI DAC Control */
-        0x0000,     /* R116 - AIF Test */
-        0x0000,     /* R117 */
-        0x0000,     /* R118 */
-        0x0000,     /* R119 */
-        0x0000,     /* R120 */
-        0x0000,     /* R121 */
-        0x0000,     /* R122 */
-        0x0000,     /* R123 */
-        0x0000,     /* R124 */
-        0x0000,     /* R125 */
-        0x0000,     /* R126 */
-        0x0000,     /* R127 */
-        0x1FFF,     /* R128 - GPIO Debounce */
-        0x0000,     /* R129 - GPIO Pin pull up Control */
-        0x03FC,     /* R130 - GPIO Pull down Control */
-        0x0000,     /* R131 - GPIO Interrupt Mode */
-        0x0000,     /* R132 */
-        0x0000,     /* R133 - GPIO Control */
-        0x00FB,     /* R134 - GPIO Configuration (i/o) */
-        0x04FE,     /* R135 - GPIO Pin Polarity / Type */
-        0x0000,     /* R136 */
-        0x0000,     /* R137 */
-        0x0000,     /* R138 */
-        0x0000,     /* R139 */
-        0x0312,     /* R140 - GPIO Function Select 1 */
-        0x1003,     /* R141 - GPIO Function Select 2 */
-        0x1331,     /* R142 - GPIO Function Select 3 */
-        0x0003,     /* R143 - GPIO Function Select 4 */
-        0x0000,     /* R144 - Digitiser Control (1) */
-        0x0002,     /* R145 - Digitiser Control (2) */
-        0x0000,     /* R146 */
-        0x0000,     /* R147 */
-        0x0000,     /* R148 */
-        0x0000,     /* R149 */
-        0x0000,     /* R150 */
-        0x0000,     /* R151 */
-        0x7000,     /* R152 - AUX1 Readback */
-        0x7000,     /* R153 - AUX2 Readback */
-        0x7000,     /* R154 - AUX3 Readback */
-        0x7000,     /* R155 - AUX4 Readback */
-        0x0000,     /* R156 - USB Voltage Readback */
-        0x0000,     /* R157 - LINE Voltage Readback */
-        0x0000,     /* R158 - BATT Voltage Readback */
-        0x0000,     /* R159 - Chip Temp Readback */
-        0x0000,     /* R160 */
-        0x0000,     /* R161 */
-        0x0000,     /* R162 */
-        0x0000,     /* R163 - Generic Comparator Control */
-        0x0000,     /* R164 - Generic comparator 1 */
-        0x0000,     /* R165 - Generic comparator 2 */
-        0x0000,     /* R166 - Generic comparator 3 */
-        0x0000,     /* R167 - Generic comparator 4 */
-        0xA00F,     /* R168 - Battery Charger Control 1 */
-        0x0B06,     /* R169 - Battery Charger Control 2 */
-        0x0000,     /* R170 - Battery Charger Control 3 */
-        0x0000,     /* R171 */
-        0x0000,     /* R172 - Current Sink Driver A */
-        0x0000,     /* R173 - CSA Flash control */
-        0x0000,     /* R174 - Current Sink Driver B */
-        0x0000,     /* R175 - CSB Flash control */
-        0x0000,     /* R176 - DCDC/LDO requested */
-        0x002D,     /* R177 - DCDC Active options */
-        0x0000,     /* R178 - DCDC Sleep options */
-        0x0025,     /* R179 - Power-check comparator */
-        0x0062,     /* R180 - DCDC1 Control */
-        0x0400,     /* R181 - DCDC1 Timeouts */
-        0x1006,     /* R182 - DCDC1 Low Power */
-        0x0018,     /* R183 - DCDC2 Control */
-        0x0000,     /* R184 - DCDC2 Timeouts */
-        0x0000,     /* R185 */
-        0x0026,     /* R186 - DCDC3 Control */
-        0x0400,     /* R187 - DCDC3 Timeouts */
-        0x0006,     /* R188 - DCDC3 Low Power */
-        0x0062,     /* R189 - DCDC4 Control */
-        0x0400,     /* R190 - DCDC4 Timeouts */
-        0x0006,     /* R191 - DCDC4 Low Power */
-        0x0008,     /* R192 - DCDC5 Control */
-        0x0000,     /* R193 - DCDC5 Timeouts */
-        0x0000,     /* R194 */
-        0x0026,     /* R195 - DCDC6 Control */
-        0x0800,     /* R196 - DCDC6 Timeouts */
-        0x0006,     /* R197 - DCDC6 Low Power */
-        0x0000,     /* R198 */
-        0x0003,     /* R199 - Limit Switch Control */
-        0x0006,     /* R200 - LDO1 Control */
-        0x0400,     /* R201 - LDO1 Timeouts */
-        0x001C,     /* R202 - LDO1 Low Power */
-        0x0006,     /* R203 - LDO2 Control */
-        0x0400,     /* R204 - LDO2 Timeouts */
-        0x001C,     /* R205 - LDO2 Low Power */
-        0x001B,     /* R206 - LDO3 Control */
-        0x0000,     /* R207 - LDO3 Timeouts */
-        0x001C,     /* R208 - LDO3 Low Power */
-        0x001B,     /* R209 - LDO4 Control */
-        0x0000,     /* R210 - LDO4 Timeouts */
-        0x001C,     /* R211 - LDO4 Low Power */
-        0x0000,     /* R212 */
-        0x0000,     /* R213 */
-        0x0000,     /* R214 */
-        0x0000,     /* R215 - VCC_FAULT Masks */
-        0x001F,     /* R216 - Main Bandgap Control */
-        0x0000,     /* R217 - OSC Control */
-        0x9000,     /* R218 - RTC Tick Control */
-        0x0000,     /* R219 */
-        0x4000,     /* R220 - RAM BIST 1 */
-        0x0000,     /* R221 */
-        0x0000,     /* R222 */
-        0x0000,     /* R223 */
-        0x0000,     /* R224 */
-        0x0000,     /* R225 - DCDC/LDO status */
-        0x0000,     /* R226 */
-        0x0000,     /* R227 */
-        0x0000,     /* R228 */
-        0x0000,     /* R229 */
-        0xE000,     /* R230 - GPIO Pin Status */
-        0x0000,     /* R231 */
-        0x0000,     /* R232 */
-        0x0000,     /* R233 */
-        0x0000,     /* R234 */
-        0x0000,     /* R235 */
-        0x0000,     /* R236 */
-        0x0000,     /* R237 */
-        0x0000,     /* R238 */
-        0x0000,     /* R239 */
-        0x0000,     /* R240 */
-        0x0000,     /* R241 */
-        0x0000,     /* R242 */
-        0x0000,     /* R243 */
-        0x0000,     /* R244 */
-        0x0000,     /* R245 */
-        0x0000,     /* R246 */
-        0x0000,     /* R247 */
-        0x0000,     /* R248 */
-        0x0000,     /* R249 */
-        0x0000,     /* R250 */
-        0x0000,     /* R251 */
-        0x0000,     /* R252 */
-        0x0000,     /* R253 */
-        0x0000,     /* R254 */
-        0x0000,     /* R255 */
-};
-#endif
-
-#ifdef CONFIG_MFD_WM8350_CONFIG_MODE_2
-
-#undef WM8350_HAVE_CONFIG_MODE
-#define WM8350_HAVE_CONFIG_MODE
-
-const u16 wm8350_mode2_defaults[] = {
-        0x17FF,     /* R0   - Reset/ID */
-        0x1000,     /* R1   - ID */
-        0x0000,     /* R2 */
-        0x1002,     /* R3   - System Control 1 */
-        0x0014,     /* R4   - System Control 2 */
-        0x0000,     /* R5   - System Hibernate */
-        0x8A00,     /* R6   - Interface Control */
-        0x0000,     /* R7 */
-        0x8000,     /* R8   - Power mgmt (1) */
-        0x0000,     /* R9   - Power mgmt (2) */
-        0x0000,     /* R10  - Power mgmt (3) */
-        0x2000,     /* R11  - Power mgmt (4) */
-        0x0E00,     /* R12  - Power mgmt (5) */
-        0x0000,     /* R13  - Power mgmt (6) */
-        0x0000,     /* R14  - Power mgmt (7) */
-        0x0000,     /* R15 */
-        0x0000,     /* R16  - RTC Seconds/Minutes */
-        0x0100,     /* R17  - RTC Hours/Day */
-        0x0101,     /* R18  - RTC Date/Month */
-        0x1400,     /* R19  - RTC Year */
-        0x0000,     /* R20  - Alarm Seconds/Minutes */
-        0x0000,     /* R21  - Alarm Hours/Day */
-        0x0000,     /* R22  - Alarm Date/Month */
-        0x0320,     /* R23  - RTC Time Control */
-        0x0000,     /* R24  - System Interrupts */
-        0x0000,     /* R25  - Interrupt Status 1 */
-        0x0000,     /* R26  - Interrupt Status 2 */
-        0x0000,     /* R27  - Power Up Interrupt Status */
-        0x0000,     /* R28  - Under Voltage Interrupt status */
-        0x0000,     /* R29  - Over Current Interrupt status */
-        0x0000,     /* R30  - GPIO Interrupt Status */
-        0x0000,     /* R31  - Comparator Interrupt Status */
-        0x3FFF,     /* R32  - System Interrupts Mask */
-        0x0000,     /* R33  - Interrupt Status 1 Mask */
-        0x0000,     /* R34  - Interrupt Status 2 Mask */
-        0x0000,     /* R35  - Power Up Interrupt Status Mask */
-        0x0000,     /* R36  - Under Voltage Interrupt status Mask */
-        0x0000,     /* R37  - Over Current Interrupt status Mask */
-        0x0000,     /* R38  - GPIO Interrupt Status Mask */
-        0x0000,     /* R39  - Comparator Interrupt Status Mask */
-        0x0040,     /* R40  - Clock Control 1 */
-        0x0000,     /* R41  - Clock Control 2 */
-        0x3B00,     /* R42  - FLL Control 1 */
-        0x7086,     /* R43  - FLL Control 2 */
-        0xC226,     /* R44  - FLL Control 3 */
-        0x0000,     /* R45  - FLL Control 4 */
-        0x0000,     /* R46 */
-        0x0000,     /* R47 */
-        0x0000,     /* R48  - DAC Control */
-        0x0000,     /* R49 */
-        0x00C0,     /* R50  - DAC Digital Volume L */
-        0x00C0,     /* R51  - DAC Digital Volume R */
-        0x0000,     /* R52 */
-        0x0040,     /* R53  - DAC LR Rate */
-        0x0000,     /* R54  - DAC Clock Control */
-        0x0000,     /* R55 */
-        0x0000,     /* R56 */
-        0x0000,     /* R57 */
-        0x4000,     /* R58  - DAC Mute */
-        0x0000,     /* R59  - DAC Mute Volume */
-        0x0000,     /* R60  - DAC Side */
-        0x0000,     /* R61 */
-        0x0000,     /* R62 */
-        0x0000,     /* R63 */
-        0x8000,     /* R64  - ADC Control */
-        0x0000,     /* R65 */
-        0x00C0,     /* R66  - ADC Digital Volume L */
-        0x00C0,     /* R67  - ADC Digital Volume R */
-        0x0000,     /* R68  - ADC Divider */
-        0x0000,     /* R69 */
-        0x0040,     /* R70  - ADC LR Rate */
-        0x0000,     /* R71 */
-        0x0303,     /* R72  - Input Control */
-        0x0000,     /* R73  - IN3 Input Control */
-        0x0000,     /* R74  - Mic Bias Control */
-        0x0000,     /* R75 */
-        0x0000,     /* R76  - Output Control */
-        0x0000,     /* R77  - Jack Detect */
-        0x0000,     /* R78  - Anti Pop Control */
-        0x0000,     /* R79 */
-        0x0040,     /* R80  - Left Input Volume */
-        0x0040,     /* R81  - Right Input Volume */
-        0x0000,     /* R82 */
-        0x0000,     /* R83 */
-        0x0000,     /* R84 */
-        0x0000,     /* R85 */
-        0x0000,     /* R86 */
-        0x0000,     /* R87 */
-        0x0800,     /* R88  - Left Mixer Control */
-        0x1000,     /* R89  - Right Mixer Control */
-        0x0000,     /* R90 */
-        0x0000,     /* R91 */
-        0x0000,     /* R92  - OUT3 Mixer Control */
-        0x0000,     /* R93  - OUT4 Mixer Control */
-        0x0000,     /* R94 */
-        0x0000,     /* R95 */
-        0x0000,     /* R96  - Output Left Mixer Volume */
-        0x0000,     /* R97  - Output Right Mixer Volume */
-        0x0000,     /* R98  - Input Mixer Volume L */
-        0x0000,     /* R99  - Input Mixer Volume R */
-        0x0000,     /* R100 - Input Mixer Volume */
-        0x0000,     /* R101 */
-        0x0000,     /* R102 */
-        0x0000,     /* R103 */
-        0x00E4,     /* R104 - LOUT1 Volume */
-        0x00E4,     /* R105 - ROUT1 Volume */
-        0x00E4,     /* R106 - LOUT2 Volume */
-        0x02E4,     /* R107 - ROUT2 Volume */
-        0x0000,     /* R108 */
-        0x0000,     /* R109 */
-        0x0000,     /* R110 */
-        0x0000,     /* R111 - BEEP Volume */
-        0x0A00,     /* R112 - AI Formating */
-        0x0000,     /* R113 - ADC DAC COMP */
-        0x0020,     /* R114 - AI ADC Control */
-        0x0020,     /* R115 - AI DAC Control */
-        0x0000,     /* R116 - AIF Test */
-        0x0000,     /* R117 */
-        0x0000,     /* R118 */
-        0x0000,     /* R119 */
-        0x0000,     /* R120 */
-        0x0000,     /* R121 */
-        0x0000,     /* R122 */
-        0x0000,     /* R123 */
-        0x0000,     /* R124 */
-        0x0000,     /* R125 */
-        0x0000,     /* R126 */
-        0x0000,     /* R127 */
-        0x1FFF,     /* R128 - GPIO Debounce */
-        0x0000,     /* R129 - GPIO Pin pull up Control */
-        0x03FC,     /* R130 - GPIO Pull down Control */
-        0x0000,     /* R131 - GPIO Interrupt Mode */
-        0x0000,     /* R132 */
-        0x0000,     /* R133 - GPIO Control */
-        0x08FB,     /* R134 - GPIO Configuration (i/o) */
-        0x0CFE,     /* R135 - GPIO Pin Polarity / Type */
-        0x0000,     /* R136 */
-        0x0000,     /* R137 */
-        0x0000,     /* R138 */
-        0x0000,     /* R139 */
-        0x0312,     /* R140 - GPIO Function Select 1 */
-        0x0003,     /* R141 - GPIO Function Select 2 */
-        0x2331,     /* R142 - GPIO Function Select 3 */
-        0x0003,     /* R143 - GPIO Function Select 4 */
-        0x0000,     /* R144 - Digitiser Control (1) */
-        0x0002,     /* R145 - Digitiser Control (2) */
-        0x0000,     /* R146 */
-        0x0000,     /* R147 */
-        0x0000,     /* R148 */
-        0x0000,     /* R149 */
-        0x0000,     /* R150 */
-        0x0000,     /* R151 */
-        0x7000,     /* R152 - AUX1 Readback */
-        0x7000,     /* R153 - AUX2 Readback */
-        0x7000,     /* R154 - AUX3 Readback */
-        0x7000,     /* R155 - AUX4 Readback */
-        0x0000,     /* R156 - USB Voltage Readback */
-        0x0000,     /* R157 - LINE Voltage Readback */
-        0x0000,     /* R158 - BATT Voltage Readback */
-        0x0000,     /* R159 - Chip Temp Readback */
-        0x0000,     /* R160 */
-        0x0000,     /* R161 */
-        0x0000,     /* R162 */
-        0x0000,     /* R163 - Generic Comparator Control */
-        0x0000,     /* R164 - Generic comparator 1 */
-        0x0000,     /* R165 - Generic comparator 2 */
-        0x0000,     /* R166 - Generic comparator 3 */
-        0x0000,     /* R167 - Generic comparator 4 */
-        0xA00F,     /* R168 - Battery Charger Control 1 */
-        0x0B06,     /* R169 - Battery Charger Control 2 */
-        0x0000,     /* R170 - Battery Charger Control 3 */
-        0x0000,     /* R171 */
-        0x0000,     /* R172 - Current Sink Driver A */
-        0x0000,     /* R173 - CSA Flash control */
-        0x0000,     /* R174 - Current Sink Driver B */
-        0x0000,     /* R175 - CSB Flash control */
-        0x0000,     /* R176 - DCDC/LDO requested */
-        0x002D,     /* R177 - DCDC Active options */
-        0x0000,     /* R178 - DCDC Sleep options */
-        0x0025,     /* R179 - Power-check comparator */
-        0x000E,     /* R180 - DCDC1 Control */
-        0x0400,     /* R181 - DCDC1 Timeouts */
-        0x1006,     /* R182 - DCDC1 Low Power */
-        0x0018,     /* R183 - DCDC2 Control */
-        0x0000,     /* R184 - DCDC2 Timeouts */
-        0x0000,     /* R185 */
-        0x002E,     /* R186 - DCDC3 Control */
-        0x0800,     /* R187 - DCDC3 Timeouts */
-        0x0006,     /* R188 - DCDC3 Low Power */
-        0x000E,     /* R189 - DCDC4 Control */
-        0x0800,     /* R190 - DCDC4 Timeouts */
-        0x0006,     /* R191 - DCDC4 Low Power */
-        0x0008,     /* R192 - DCDC5 Control */
-        0x0000,     /* R193 - DCDC5 Timeouts */
-        0x0000,     /* R194 */
-        0x0026,     /* R195 - DCDC6 Control */
-        0x0C00,     /* R196 - DCDC6 Timeouts */
-        0x0006,     /* R197 - DCDC6 Low Power */
-        0x0000,     /* R198 */
-        0x0003,     /* R199 - Limit Switch Control */
-        0x001A,     /* R200 - LDO1 Control */
-        0x0800,     /* R201 - LDO1 Timeouts */
-        0x001C,     /* R202 - LDO1 Low Power */
-        0x0010,     /* R203 - LDO2 Control */
-        0x0800,     /* R204 - LDO2 Timeouts */
-        0x001C,     /* R205 - LDO2 Low Power */
-        0x000A,     /* R206 - LDO3 Control */
-        0x0C00,     /* R207 - LDO3 Timeouts */
-        0x001C,     /* R208 - LDO3 Low Power */
-        0x001A,     /* R209 - LDO4 Control */
-        0x0800,     /* R210 - LDO4 Timeouts */
-        0x001C,     /* R211 - LDO4 Low Power */
-        0x0000,     /* R212 */
-        0x0000,     /* R213 */
-        0x0000,     /* R214 */
-        0x0000,     /* R215 - VCC_FAULT Masks */
-        0x001F,     /* R216 - Main Bandgap Control */
-        0x0000,     /* R217 - OSC Control */
-        0x9000,     /* R218 - RTC Tick Control */
-        0x0000,     /* R219 */
-        0x4000,     /* R220 - RAM BIST 1 */
-        0x0000,     /* R221 */
-        0x0000,     /* R222 */
-        0x0000,     /* R223 */
-        0x0000,     /* R224 */
-        0x0000,     /* R225 - DCDC/LDO status */
-        0x0000,     /* R226 */
-        0x0000,     /* R227 */
-        0x0000,     /* R228 */
-        0x0000,     /* R229 */
-        0xE000,     /* R230 - GPIO Pin Status */
-        0x0000,     /* R231 */
-        0x0000,     /* R232 */
-        0x0000,     /* R233 */
-        0x0000,     /* R234 */
-        0x0000,     /* R235 */
-        0x0000,     /* R236 */
-        0x0000,     /* R237 */
-        0x0000,     /* R238 */
-        0x0000,     /* R239 */
-        0x0000,     /* R240 */
-        0x0000,     /* R241 */
-        0x0000,     /* R242 */
-        0x0000,     /* R243 */
-        0x0000,     /* R244 */
-        0x0000,     /* R245 */
-        0x0000,     /* R246 */
-        0x0000,     /* R247 */
-        0x0000,     /* R248 */
-        0x0000,     /* R249 */
-        0x0000,     /* R250 */
-        0x0000,     /* R251 */
-        0x0000,     /* R252 */
-        0x0000,     /* R253 */
-        0x0000,     /* R254 */
-        0x0000,     /* R255 */
-};
-#endif
-
-#ifdef CONFIG_MFD_WM8350_CONFIG_MODE_3
-
-#undef WM8350_HAVE_CONFIG_MODE
-#define WM8350_HAVE_CONFIG_MODE
-
-const u16 wm8350_mode3_defaults[] = {
-        0x17FF,     /* R0   - Reset/ID */
-        0x1000,     /* R1   - ID */
-        0x0000,     /* R2 */
-        0x1000,     /* R3   - System Control 1 */
-        0x0004,     /* R4   - System Control 2 */
-        0x0000,     /* R5   - System Hibernate */
-        0x8A00,     /* R6   - Interface Control */
-        0x0000,     /* R7 */
-        0x8000,     /* R8   - Power mgmt (1) */
-        0x0000,     /* R9   - Power mgmt (2) */
-        0x0000,     /* R10  - Power mgmt (3) */
-        0x2000,     /* R11  - Power mgmt (4) */
-        0x0E00,     /* R12  - Power mgmt (5) */
-        0x0000,     /* R13  - Power mgmt (6) */
-        0x0000,     /* R14  - Power mgmt (7) */
-        0x0000,     /* R15 */
-        0x0000,     /* R16  - RTC Seconds/Minutes */
-        0x0100,     /* R17  - RTC Hours/Day */
-        0x0101,     /* R18  - RTC Date/Month */
-        0x1400,     /* R19  - RTC Year */
-        0x0000,     /* R20  - Alarm Seconds/Minutes */
-        0x0000,     /* R21  - Alarm Hours/Day */
-        0x0000,     /* R22  - Alarm Date/Month */
-        0x0320,     /* R23  - RTC Time Control */
-        0x0000,     /* R24  - System Interrupts */
-        0x0000,     /* R25  - Interrupt Status 1 */
-        0x0000,     /* R26  - Interrupt Status 2 */
-        0x0000,     /* R27  - Power Up Interrupt Status */
-        0x0000,     /* R28  - Under Voltage Interrupt status */
-        0x0000,     /* R29  - Over Current Interrupt status */
-        0x0000,     /* R30  - GPIO Interrupt Status */
-        0x0000,     /* R31  - Comparator Interrupt Status */
-        0x3FFF,     /* R32  - System Interrupts Mask */
-        0x0000,     /* R33  - Interrupt Status 1 Mask */
-        0x0000,     /* R34  - Interrupt Status 2 Mask */
-        0x0000,     /* R35  - Power Up Interrupt Status Mask */
-        0x0000,     /* R36  - Under Voltage Interrupt status Mask */
-        0x0000,     /* R37  - Over Current Interrupt status Mask */
-        0x0000,     /* R38  - GPIO Interrupt Status Mask */
-        0x0000,     /* R39  - Comparator Interrupt Status Mask */
-        0x0040,     /* R40  - Clock Control 1 */
-        0x0000,     /* R41  - Clock Control 2 */
-        0x3B00,     /* R42  - FLL Control 1 */
-        0x7086,     /* R43  - FLL Control 2 */
-        0xC226,     /* R44  - FLL Control 3 */
-        0x0000,     /* R45  - FLL Control 4 */
-        0x0000,     /* R46 */
-        0x0000,     /* R47 */
-        0x0000,     /* R48  - DAC Control */
-        0x0000,     /* R49 */
-        0x00C0,     /* R50  - DAC Digital Volume L */
-        0x00C0,     /* R51  - DAC Digital Volume R */
-        0x0000,     /* R52 */
-        0x0040,     /* R53  - DAC LR Rate */
-        0x0000,     /* R54  - DAC Clock Control */
-        0x0000,     /* R55 */
-        0x0000,     /* R56 */
-        0x0000,     /* R57 */
-        0x4000,     /* R58  - DAC Mute */
-        0x0000,     /* R59  - DAC Mute Volume */
-        0x0000,     /* R60  - DAC Side */
-        0x0000,     /* R61 */
-        0x0000,     /* R62 */
-        0x0000,     /* R63 */
-        0x8000,     /* R64  - ADC Control */
-        0x0000,     /* R65 */
-        0x00C0,     /* R66  - ADC Digital Volume L */
-        0x00C0,     /* R67  - ADC Digital Volume R */
-        0x0000,     /* R68  - ADC Divider */
-        0x0000,     /* R69 */
-        0x0040,     /* R70  - ADC LR Rate */
-        0x0000,     /* R71 */
-        0x0303,     /* R72  - Input Control */
-        0x0000,     /* R73  - IN3 Input Control */
-        0x0000,     /* R74  - Mic Bias Control */
-        0x0000,     /* R75 */
-        0x0000,     /* R76  - Output Control */
-        0x0000,     /* R77  - Jack Detect */
-        0x0000,     /* R78  - Anti Pop Control */
-        0x0000,     /* R79 */
-        0x0040,     /* R80  - Left Input Volume */
-        0x0040,     /* R81  - Right Input Volume */
-        0x0000,     /* R82 */
-        0x0000,     /* R83 */
-        0x0000,     /* R84 */
-        0x0000,     /* R85 */
-        0x0000,     /* R86 */
-        0x0000,     /* R87 */
-        0x0800,     /* R88  - Left Mixer Control */
-        0x1000,     /* R89  - Right Mixer Control */
-        0x0000,     /* R90 */
-        0x0000,     /* R91 */
-        0x0000,     /* R92  - OUT3 Mixer Control */
-        0x0000,     /* R93  - OUT4 Mixer Control */
-        0x0000,     /* R94 */
-        0x0000,     /* R95 */
-        0x0000,     /* R96  - Output Left Mixer Volume */
-        0x0000,     /* R97  - Output Right Mixer Volume */
-        0x0000,     /* R98  - Input Mixer Volume L */
-        0x0000,     /* R99  - Input Mixer Volume R */
-        0x0000,     /* R100 - Input Mixer Volume */
-        0x0000,     /* R101 */
-        0x0000,     /* R102 */
-        0x0000,     /* R103 */
-        0x00E4,     /* R104 - LOUT1 Volume */
-        0x00E4,     /* R105 - ROUT1 Volume */
-        0x00E4,     /* R106 - LOUT2 Volume */
-        0x02E4,     /* R107 - ROUT2 Volume */
-        0x0000,     /* R108 */
-        0x0000,     /* R109 */
-        0x0000,     /* R110 */
-        0x0000,     /* R111 - BEEP Volume */
-        0x0A00,     /* R112 - AI Formating */
-        0x0000,     /* R113 - ADC DAC COMP */
-        0x0020,     /* R114 - AI ADC Control */
-        0x0020,     /* R115 - AI DAC Control */
-        0x0000,     /* R116 - AIF Test */
-        0x0000,     /* R117 */
-        0x0000,     /* R118 */
-        0x0000,     /* R119 */
-        0x0000,     /* R120 */
-        0x0000,     /* R121 */
-        0x0000,     /* R122 */
-        0x0000,     /* R123 */
-        0x0000,     /* R124 */
-        0x0000,     /* R125 */
-        0x0000,     /* R126 */
-        0x0000,     /* R127 */
-        0x1FFF,     /* R128 - GPIO Debounce */
-        0x0000,     /* R129 - GPIO Pin pull up Control */
-        0x03FC,     /* R130 - GPIO Pull down Control */
-        0x0000,     /* R131 - GPIO Interrupt Mode */
-        0x0000,     /* R132 */
-        0x0000,     /* R133 - GPIO Control */
-        0x0A7B,     /* R134 - GPIO Configuration (i/o) */
-        0x06FE,     /* R135 - GPIO Pin Polarity / Type */
-        0x0000,     /* R136 */
-        0x0000,     /* R137 */
-        0x0000,     /* R138 */
-        0x0000,     /* R139 */
-        0x1312,     /* R140 - GPIO Function Select 1 */
-        0x1030,     /* R141 - GPIO Function Select 2 */
-        0x2231,     /* R142 - GPIO Function Select 3 */
-        0x0003,     /* R143 - GPIO Function Select 4 */
-        0x0000,     /* R144 - Digitiser Control (1) */
-        0x0002,     /* R145 - Digitiser Control (2) */
-        0x0000,     /* R146 */
-        0x0000,     /* R147 */
-        0x0000,     /* R148 */
-        0x0000,     /* R149 */
-        0x0000,     /* R150 */
-        0x0000,     /* R151 */
-        0x7000,     /* R152 - AUX1 Readback */
-        0x7000,     /* R153 - AUX2 Readback */
-        0x7000,     /* R154 - AUX3 Readback */
-        0x7000,     /* R155 - AUX4 Readback */
-        0x0000,     /* R156 - USB Voltage Readback */
-        0x0000,     /* R157 - LINE Voltage Readback */
-        0x0000,     /* R158 - BATT Voltage Readback */
-        0x0000,     /* R159 - Chip Temp Readback */
-        0x0000,     /* R160 */
-        0x0000,     /* R161 */
-        0x0000,     /* R162 */
-        0x0000,     /* R163 - Generic Comparator Control */
-        0x0000,     /* R164 - Generic comparator 1 */
-        0x0000,     /* R165 - Generic comparator 2 */
-        0x0000,     /* R166 - Generic comparator 3 */
-        0x0000,     /* R167 - Generic comparator 4 */
-        0xA00F,     /* R168 - Battery Charger Control 1 */
-        0x0B06,     /* R169 - Battery Charger Control 2 */
-        0x0000,     /* R170 - Battery Charger Control 3 */
-        0x0000,     /* R171 */
-        0x0000,     /* R172 - Current Sink Driver A */
-        0x0000,     /* R173 - CSA Flash control */
-        0x0000,     /* R174 - Current Sink Driver B */
-        0x0000,     /* R175 - CSB Flash control */
-        0x0000,     /* R176 - DCDC/LDO requested */
-        0x002D,     /* R177 - DCDC Active options */
-        0x0000,     /* R178 - DCDC Sleep options */
-        0x0025,     /* R179 - Power-check comparator */
-        0x000E,     /* R180 - DCDC1 Control */
-        0x0400,     /* R181 - DCDC1 Timeouts */
-        0x1006,     /* R182 - DCDC1 Low Power */
-        0x0018,     /* R183 - DCDC2 Control */
-        0x0000,     /* R184 - DCDC2 Timeouts */
-        0x0000,     /* R185 */
-        0x000E,     /* R186 - DCDC3 Control */
-        0x0400,     /* R187 - DCDC3 Timeouts */
-        0x0006,     /* R188 - DCDC3 Low Power */
-        0x0026,     /* R189 - DCDC4 Control */
-        0x0400,     /* R190 - DCDC4 Timeouts */
-        0x0006,     /* R191 - DCDC4 Low Power */
-        0x0008,     /* R192 - DCDC5 Control */
-        0x0000,     /* R193 - DCDC5 Timeouts */
-        0x0000,     /* R194 */
-        0x0026,     /* R195 - DCDC6 Control */
-        0x0400,     /* R196 - DCDC6 Timeouts */
-        0x0006,     /* R197 - DCDC6 Low Power */
-        0x0000,     /* R198 */
-        0x0003,     /* R199 - Limit Switch Control */
-        0x001C,     /* R200 - LDO1 Control */
-        0x0000,     /* R201 - LDO1 Timeouts */
-        0x001C,     /* R202 - LDO1 Low Power */
-        0x001C,     /* R203 - LDO2 Control */
-        0x0400,     /* R204 - LDO2 Timeouts */
-        0x001C,     /* R205 - LDO2 Low Power */
-        0x001C,     /* R206 - LDO3 Control */
-        0x0400,     /* R207 - LDO3 Timeouts */
-        0x001C,     /* R208 - LDO3 Low Power */
-        0x001F,     /* R209 - LDO4 Control */
-        0x0400,     /* R210 - LDO4 Timeouts */
-        0x001C,     /* R211 - LDO4 Low Power */
-        0x0000,     /* R212 */
-        0x0000,     /* R213 */
-        0x0000,     /* R214 */
-        0x0000,     /* R215 - VCC_FAULT Masks */
-        0x001F,     /* R216 - Main Bandgap Control */
-        0x0000,     /* R217 - OSC Control */
-        0x9000,     /* R218 - RTC Tick Control */
-        0x0000,     /* R219 */
-        0x4000,     /* R220 - RAM BIST 1 */
-        0x0000,     /* R221 */
-        0x0000,     /* R222 */
-        0x0000,     /* R223 */
-        0x0000,     /* R224 */
-        0x0000,     /* R225 - DCDC/LDO status */
-        0x0000,     /* R226 */
-        0x0000,     /* R227 */
-        0x0000,     /* R228 */
-        0x0000,     /* R229 */
-        0xE000,     /* R230 - GPIO Pin Status */
-        0x0000,     /* R231 */
-        0x0000,     /* R232 */
-        0x0000,     /* R233 */
-        0x0000,     /* R234 */
-        0x0000,     /* R235 */
-        0x0000,     /* R236 */
-        0x0000,     /* R237 */
-        0x0000,     /* R238 */
-        0x0000,     /* R239 */
-        0x0000,     /* R240 */
-        0x0000,     /* R241 */
-        0x0000,     /* R242 */
-        0x0000,     /* R243 */
-        0x0000,     /* R244 */
-        0x0000,     /* R245 */
-        0x0000,     /* R246 */
-        0x0000,     /* R247 */
-        0x0000,     /* R248 */
-        0x0000,     /* R249 */
-        0x0000,     /* R250 */
-        0x0000,     /* R251 */
-        0x0000,     /* R252 */
-        0x0000,     /* R253 */
-        0x0000,     /* R254 */
-        0x0000,     /* R255 */
-};
-#endif
-
-#ifdef CONFIG_MFD_WM8351_CONFIG_MODE_0
-
-#undef WM8350_HAVE_CONFIG_MODE
-#define WM8350_HAVE_CONFIG_MODE
-
-const u16 wm8351_mode0_defaults[] = {
-        0x6143,     /* R0   - Reset/ID */
-        0x0000,     /* R1   - ID */
-        0x0001,     /* R2   - Revision */
-        0x1C02,     /* R3   - System Control 1 */
-        0x0004,     /* R4   - System Control 2 */
-        0x0000,     /* R5   - System Hibernate */
-        0x8A00,     /* R6   - Interface Control */
-        0x0000,     /* R7 */
-        0x8000,     /* R8   - Power mgmt (1) */
-        0x0000,     /* R9   - Power mgmt (2) */
-        0x0000,     /* R10  - Power mgmt (3) */
-        0x2000,     /* R11  - Power mgmt (4) */
-        0x0E00,     /* R12  - Power mgmt (5) */
-        0x0000,     /* R13  - Power mgmt (6) */
-        0x0000,     /* R14  - Power mgmt (7) */
-        0x0000,     /* R15 */
-        0x0000,     /* R16  - RTC Seconds/Minutes */
-        0x0100,     /* R17  - RTC Hours/Day */
-        0x0101,     /* R18  - RTC Date/Month */
-        0x1400,     /* R19  - RTC Year */
-        0x0000,     /* R20  - Alarm Seconds/Minutes */
-        0x0000,     /* R21  - Alarm Hours/Day */
-        0x0000,     /* R22  - Alarm Date/Month */
-        0x0320,     /* R23  - RTC Time Control */
-        0x0000,     /* R24  - System Interrupts */
-        0x0000,     /* R25  - Interrupt Status 1 */
-        0x0000,     /* R26  - Interrupt Status 2 */
-        0x0000,     /* R27 */
-        0x0000,     /* R28  - Under Voltage Interrupt status */
-        0x0000,     /* R29  - Over Current Interrupt status */
-        0x0000,     /* R30  - GPIO Interrupt Status */
-        0x0000,     /* R31  - Comparator Interrupt Status */
-        0x3FFF,     /* R32  - System Interrupts Mask */
-        0x0000,     /* R33  - Interrupt Status 1 Mask */
-        0x0000,     /* R34  - Interrupt Status 2 Mask */
-        0x0000,     /* R35 */
-        0x0000,     /* R36  - Under Voltage Interrupt status Mask */
-        0x0000,     /* R37  - Over Current Interrupt status Mask */
-        0x0000,     /* R38  - GPIO Interrupt Status Mask */
-        0x0000,     /* R39  - Comparator Interrupt Status Mask */
-        0x0040,     /* R40  - Clock Control 1 */
-        0x0000,     /* R41  - Clock Control 2 */
-        0x3A00,     /* R42  - FLL Control 1 */
-        0x7086,     /* R43  - FLL Control 2 */
-        0xC226,     /* R44  - FLL Control 3 */
-        0x0000,     /* R45  - FLL Control 4 */
-        0x0000,     /* R46 */
-        0x0000,     /* R47 */
-        0x0000,     /* R48  - DAC Control */
-        0x0000,     /* R49 */
-        0x00C0,     /* R50  - DAC Digital Volume L */
-        0x00C0,     /* R51  - DAC Digital Volume R */
-        0x0000,     /* R52 */
-        0x0040,     /* R53  - DAC LR Rate */
-        0x0000,     /* R54  - DAC Clock Control */
-        0x0000,     /* R55 */
-        0x0000,     /* R56 */
-        0x0000,     /* R57 */
-        0x4000,     /* R58  - DAC Mute */
-        0x0000,     /* R59  - DAC Mute Volume */
-        0x0000,     /* R60  - DAC Side */
-        0x0000,     /* R61 */
-        0x0000,     /* R62 */
-        0x0000,     /* R63 */
-        0x8000,     /* R64  - ADC Control */
-        0x0000,     /* R65 */
-        0x00C0,     /* R66  - ADC Digital Volume L */
-        0x00C0,     /* R67  - ADC Digital Volume R */
-        0x0000,     /* R68  - ADC Divider */
-        0x0000,     /* R69 */
-        0x0040,     /* R70  - ADC LR Rate */
-        0x0000,     /* R71 */
-        0x0303,     /* R72  - Input Control */
-        0x0000,     /* R73  - IN3 Input Control */
-        0x0000,     /* R74  - Mic Bias Control */
-        0x0000,     /* R75 */
-        0x0000,     /* R76  - Output Control */
-        0x0000,     /* R77  - Jack Detect */
-        0x0000,     /* R78  - Anti Pop Control */
-        0x0000,     /* R79 */
-        0x0040,     /* R80  - Left Input Volume */
-        0x0040,     /* R81  - Right Input Volume */
-        0x0000,     /* R82 */
-        0x0000,     /* R83 */
-        0x0000,     /* R84 */
-        0x0000,     /* R85 */
-        0x0000,     /* R86 */
-        0x0000,     /* R87 */
-        0x0800,     /* R88  - Left Mixer Control */
-        0x1000,     /* R89  - Right Mixer Control */
-        0x0000,     /* R90 */
-        0x0000,     /* R91 */
-        0x0000,     /* R92  - OUT3 Mixer Control */
-        0x0000,     /* R93  - OUT4 Mixer Control */
-        0x0000,     /* R94 */
-        0x0000,     /* R95 */
-        0x0000,     /* R96  - Output Left Mixer Volume */
-        0x0000,     /* R97  - Output Right Mixer Volume */
-        0x0000,     /* R98  - Input Mixer Volume L */
-        0x0000,     /* R99  - Input Mixer Volume R */
-        0x0000,     /* R100 - Input Mixer Volume */
-        0x0000,     /* R101 */
-        0x0000,     /* R102 */
-        0x0000,     /* R103 */
-        0x00E4,     /* R104 - OUT1L Volume */
-        0x00E4,     /* R105 - OUT1R Volume */
-        0x00E4,     /* R106 - OUT2L Volume */
-        0x02E4,     /* R107 - OUT2R Volume */
-        0x0000,     /* R108 */
-        0x0000,     /* R109 */
-        0x0000,     /* R110 */
-        0x0000,     /* R111 - BEEP Volume */
-        0x0A00,     /* R112 - AI Formating */
-        0x0000,     /* R113 - ADC DAC COMP */
-        0x0020,     /* R114 - AI ADC Control */
-        0x0020,     /* R115 - AI DAC Control */
-        0x0000,     /* R116 */
-        0x0000,     /* R117 */
-        0x0000,     /* R118 */
-        0x0000,     /* R119 */
-        0x0000,     /* R120 */
-        0x0000,     /* R121 */
-        0x0000,     /* R122 */
-        0x0000,     /* R123 */
-        0x0000,     /* R124 */
-        0x0000,     /* R125 */
-        0x0000,     /* R126 */
-        0x0000,     /* R127 */
-        0x1FFF,     /* R128 - GPIO Debounce */
-        0x0000,     /* R129 - GPIO Pin pull up Control */
-        0x0000,     /* R130 - GPIO Pull down Control */
-        0x0000,     /* R131 - GPIO Interrupt Mode */
-        0x0000,     /* R132 */
-        0x0000,     /* R133 - GPIO Control */
-        0x0FFC,     /* R134 - GPIO Configuration (i/o) */
-        0x0FFC,     /* R135 - GPIO Pin Polarity / Type */
-        0x0000,     /* R136 */
-        0x0000,     /* R137 */
-        0x0000,     /* R138 */
-        0x0000,     /* R139 */
-        0x0013,     /* R140 - GPIO Function Select 1 */
-        0x0000,     /* R141 - GPIO Function Select 2 */
-        0x0000,     /* R142 - GPIO Function Select 3 */
-        0x0003,     /* R143 - GPIO Function Select 4 */
-        0x0000,     /* R144 - Digitiser Control (1) */
-        0x0002,     /* R145 - Digitiser Control (2) */
-        0x0000,     /* R146 */
-        0x0000,     /* R147 */
-        0x0000,     /* R148 */
-        0x0000,     /* R149 */
-        0x0000,     /* R150 */
-        0x0000,     /* R151 */
-        0x7000,     /* R152 - AUX1 Readback */
-        0x7000,     /* R153 - AUX2 Readback */
-        0x7000,     /* R154 - AUX3 Readback */
-        0x7000,     /* R155 - AUX4 Readback */
-        0x0000,     /* R156 - USB Voltage Readback */
-        0x0000,     /* R157 - LINE Voltage Readback */
-        0x0000,     /* R158 - BATT Voltage Readback */
-        0x0000,     /* R159 - Chip Temp Readback */
-        0x0000,     /* R160 */
-        0x0000,     /* R161 */
-        0x0000,     /* R162 */
-        0x0000,     /* R163 - Generic Comparator Control */
-        0x0000,     /* R164 - Generic comparator 1 */
-        0x0000,     /* R165 - Generic comparator 2 */
-        0x0000,     /* R166 - Generic comparator 3 */
-        0x0000,     /* R167 - Generic comparator 4 */
-        0xA00F,     /* R168 - Battery Charger Control 1 */
-        0x0B06,     /* R169 - Battery Charger Control 2 */
-        0x0000,     /* R170 - Battery Charger Control 3 */
-        0x0000,     /* R171 */
-        0x0000,     /* R172 - Current Sink Driver A */
-        0x0000,     /* R173 - CSA Flash control */
-        0x0000,     /* R174 */
-        0x0000,     /* R175 */
-        0x0000,     /* R176 - DCDC/LDO requested */
-        0x032D,     /* R177 - DCDC Active options */
-        0x0000,     /* R178 - DCDC Sleep options */
-        0x0025,     /* R179 - Power-check comparator */
-        0x000E,     /* R180 - DCDC1 Control */
-        0x0000,     /* R181 - DCDC1 Timeouts */
-        0x1006,     /* R182 - DCDC1 Low Power */
-        0x0018,     /* R183 - DCDC2 Control */
-        0x0000,     /* R184 - DCDC2 Timeouts */
-        0x0000,     /* R185 */
-        0x0000,     /* R186 - DCDC3 Control */
-        0x0000,     /* R187 - DCDC3 Timeouts */
-        0x0006,     /* R188 - DCDC3 Low Power */
-        0x0000,     /* R189 - DCDC4 Control */
-        0x0000,     /* R190 - DCDC4 Timeouts */
-        0x0006,     /* R191 - DCDC4 Low Power */
-        0x0008,     /* R192 */
-        0x0000,     /* R193 */
-        0x0000,     /* R194 */
-        0x0000,     /* R195 */
-        0x0000,     /* R196 */
-        0x0006,     /* R197 */
-        0x0000,     /* R198 */
-        0x0003,     /* R199 - Limit Switch Control */
-        0x001C,     /* R200 - LDO1 Control */
-        0x0000,     /* R201 - LDO1 Timeouts */
-        0x001C,     /* R202 - LDO1 Low Power */
-        0x001B,     /* R203 - LDO2 Control */
-        0x0000,     /* R204 - LDO2 Timeouts */
-        0x001C,     /* R205 - LDO2 Low Power */
-        0x001B,     /* R206 - LDO3 Control */
-        0x0000,     /* R207 - LDO3 Timeouts */
-        0x001C,     /* R208 - LDO3 Low Power */
-        0x001B,     /* R209 - LDO4 Control */
-        0x0000,     /* R210 - LDO4 Timeouts */
-        0x001C,     /* R211 - LDO4 Low Power */
-        0x0000,     /* R212 */
-        0x0000,     /* R213 */
-        0x0000,     /* R214 */
-        0x0000,     /* R215 - VCC_FAULT Masks */
-        0x001F,     /* R216 - Main Bandgap Control */
-        0x0000,     /* R217 - OSC Control */
-        0x9000,     /* R218 - RTC Tick Control */
-        0x0000,     /* R219 - Security1 */
-        0x4000,     /* R220 */
-        0x0000,     /* R221 */
-        0x0000,     /* R222 */
-        0x0000,     /* R223 */
-        0x0000,     /* R224 - Signal overrides */
-        0x0000,     /* R225 - DCDC/LDO status */
-        0x0000,     /* R226 - Charger Overides/status */
-        0x0000,     /* R227 - misc overrides */
-        0x0000,     /* R228 - Supply overrides/status 1 */
-        0x0000,     /* R229 - Supply overrides/status 2 */
-        0xE000,     /* R230 - GPIO Pin Status */
-        0x0000,     /* R231 - comparotor overrides */
-        0x0000,     /* R232 */
-        0x0000,     /* R233 - State Machine status */
-        0x1200,     /* R234 - FLL Test 1 */
-        0x0000,     /* R235 */
-        0x8000,     /* R236 */
-        0x0000,     /* R237 */
-        0x0000,     /* R238 */
-        0x0000,     /* R239 */
-        0x0003,     /* R240 */
-        0x0000,     /* R241 */
-        0x0000,     /* R242 */
-        0x0004,     /* R243 */
-        0x0300,     /* R244 */
-        0x0000,     /* R245 */
-        0x0200,     /* R246 */
-        0x0000,     /* R247 */
-        0x1000,     /* R248 - DCDC1 Test Controls */
-        0x1000,     /* R249 */
-        0x1000,     /* R250 - DCDC3 Test Controls */
-        0x1000,     /* R251 - DCDC4 Test Controls */
-};
-#endif
-
-#ifdef CONFIG_MFD_WM8351_CONFIG_MODE_1
-
-#undef WM8350_HAVE_CONFIG_MODE
-#define WM8350_HAVE_CONFIG_MODE
-
-const u16 wm8351_mode1_defaults[] = {
-        0x6143,     /* R0   - Reset/ID */
-        0x0000,     /* R1   - ID */
-        0x0001,     /* R2   - Revision */
-        0x1C02,     /* R3   - System Control 1 */
-        0x0204,     /* R4   - System Control 2 */
-        0x0000,     /* R5   - System Hibernate */
-        0x8A00,     /* R6   - Interface Control */
-        0x0000,     /* R7 */
-        0x8000,     /* R8   - Power mgmt (1) */
-        0x0000,     /* R9   - Power mgmt (2) */
-        0x0000,     /* R10  - Power mgmt (3) */
-        0x2000,     /* R11  - Power mgmt (4) */
-        0x0E00,     /* R12  - Power mgmt (5) */
-        0x0000,     /* R13  - Power mgmt (6) */
-        0x0000,     /* R14  - Power mgmt (7) */
-        0x0000,     /* R15 */
-        0x0000,     /* R16  - RTC Seconds/Minutes */
-        0x0100,     /* R17  - RTC Hours/Day */
-        0x0101,     /* R18  - RTC Date/Month */
-        0x1400,     /* R19  - RTC Year */
-        0x0000,     /* R20  - Alarm Seconds/Minutes */
-        0x0000,     /* R21  - Alarm Hours/Day */
-        0x0000,     /* R22  - Alarm Date/Month */
-        0x0320,     /* R23  - RTC Time Control */
-        0x0000,     /* R24  - System Interrupts */
-        0x0000,     /* R25  - Interrupt Status 1 */
-        0x0000,     /* R26  - Interrupt Status 2 */
-        0x0000,     /* R27 */
-        0x0000,     /* R28  - Under Voltage Interrupt status */
-        0x0000,     /* R29  - Over Current Interrupt status */
-        0x0000,     /* R30  - GPIO Interrupt Status */
-        0x0000,     /* R31  - Comparator Interrupt Status */
-        0x3FFF,     /* R32  - System Interrupts Mask */
-        0x0000,     /* R33  - Interrupt Status 1 Mask */
-        0x0000,     /* R34  - Interrupt Status 2 Mask */
-        0x0000,     /* R35 */
-        0x0000,     /* R36  - Under Voltage Interrupt status Mask */
-        0x0000,     /* R37  - Over Current Interrupt status Mask */
-        0x0000,     /* R38  - GPIO Interrupt Status Mask */
-        0x0000,     /* R39  - Comparator Interrupt Status Mask */
-        0x0040,     /* R40  - Clock Control 1 */
-        0x0000,     /* R41  - Clock Control 2 */
-        0x3A00,     /* R42  - FLL Control 1 */
-        0x7086,     /* R43  - FLL Control 2 */
-        0xC226,     /* R44  - FLL Control 3 */
-        0x0000,     /* R45  - FLL Control 4 */
-        0x0000,     /* R46 */
-        0x0000,     /* R47 */
-        0x0000,     /* R48  - DAC Control */
-        0x0000,     /* R49 */
-        0x00C0,     /* R50  - DAC Digital Volume L */
-        0x00C0,     /* R51  - DAC Digital Volume R */
-        0x0000,     /* R52 */
-        0x0040,     /* R53  - DAC LR Rate */
-        0x0000,     /* R54  - DAC Clock Control */
-        0x0000,     /* R55 */
-        0x0000,     /* R56 */
-        0x0000,     /* R57 */
-        0x4000,     /* R58  - DAC Mute */
-        0x0000,     /* R59  - DAC Mute Volume */
-        0x0000,     /* R60  - DAC Side */
-        0x0000,     /* R61 */
-        0x0000,     /* R62 */
-        0x0000,     /* R63 */
-        0x8000,     /* R64  - ADC Control */
-        0x0000,     /* R65 */
-        0x00C0,     /* R66  - ADC Digital Volume L */
-        0x00C0,     /* R67  - ADC Digital Volume R */
-        0x0000,     /* R68  - ADC Divider */
-        0x0000,     /* R69 */
-        0x0040,     /* R70  - ADC LR Rate */
-        0x0000,     /* R71 */
-        0x0303,     /* R72  - Input Control */
-        0x0000,     /* R73  - IN3 Input Control */
-        0x0000,     /* R74  - Mic Bias Control */
-        0x0000,     /* R75 */
-        0x0000,     /* R76  - Output Control */
-        0x0000,     /* R77  - Jack Detect */
-        0x0000,     /* R78  - Anti Pop Control */
-        0x0000,     /* R79 */
-        0x0040,     /* R80  - Left Input Volume */
-        0x0040,     /* R81  - Right Input Volume */
-        0x0000,     /* R82 */
-        0x0000,     /* R83 */
-        0x0000,     /* R84 */
-        0x0000,     /* R85 */
-        0x0000,     /* R86 */
-        0x0000,     /* R87 */
-        0x0800,     /* R88  - Left Mixer Control */
-        0x1000,     /* R89  - Right Mixer Control */
-        0x0000,     /* R90 */
-        0x0000,     /* R91 */
-        0x0000,     /* R92  - OUT3 Mixer Control */
-        0x0000,     /* R93  - OUT4 Mixer Control */
-        0x0000,     /* R94 */
-        0x0000,     /* R95 */
-        0x0000,     /* R96  - Output Left Mixer Volume */
-        0x0000,     /* R97  - Output Right Mixer Volume */
-        0x0000,     /* R98  - Input Mixer Volume L */
-        0x0000,     /* R99  - Input Mixer Volume R */
-        0x0000,     /* R100 - Input Mixer Volume */
-        0x0000,     /* R101 */
-        0x0000,     /* R102 */
-        0x0000,     /* R103 */
-        0x00E4,     /* R104 - OUT1L Volume */
-        0x00E4,     /* R105 - OUT1R Volume */
-        0x00E4,     /* R106 - OUT2L Volume */
-        0x02E4,     /* R107 - OUT2R Volume */
-        0x0000,     /* R108 */
-        0x0000,     /* R109 */
-        0x0000,     /* R110 */
-        0x0000,     /* R111 - BEEP Volume */
-        0x0A00,     /* R112 - AI Formating */
-        0x0000,     /* R113 - ADC DAC COMP */
-        0x0020,     /* R114 - AI ADC Control */
-        0x0020,     /* R115 - AI DAC Control */
-        0x0000,     /* R116 */
-        0x0000,     /* R117 */
-        0x0000,     /* R118 */
-        0x0000,     /* R119 */
-        0x0000,     /* R120 */
-        0x0000,     /* R121 */
-        0x0000,     /* R122 */
-        0x0000,     /* R123 */
-        0x0000,     /* R124 */
-        0x0000,     /* R125 */
-        0x0000,     /* R126 */
-        0x0000,     /* R127 */
-        0x1FFF,     /* R128 - GPIO Debounce */
-        0x0000,     /* R129 - GPIO Pin pull up Control */
-        0x0000,     /* R130 - GPIO Pull down Control */
-        0x0000,     /* R131 - GPIO Interrupt Mode */
-        0x0000,     /* R132 */
-        0x0000,     /* R133 - GPIO Control */
-        0x0CFB,     /* R134 - GPIO Configuration (i/o) */
-        0x0C1F,     /* R135 - GPIO Pin Polarity / Type */
-        0x0000,     /* R136 */
-        0x0000,     /* R137 */
-        0x0000,     /* R138 */
-        0x0000,     /* R139 */
-        0x0300,     /* R140 - GPIO Function Select 1 */
-        0x1110,     /* R141 - GPIO Function Select 2 */
-        0x0013,     /* R142 - GPIO Function Select 3 */
-        0x0003,     /* R143 - GPIO Function Select 4 */
-        0x0000,     /* R144 - Digitiser Control (1) */
-        0x0002,     /* R145 - Digitiser Control (2) */
-        0x0000,     /* R146 */
-        0x0000,     /* R147 */
-        0x0000,     /* R148 */
-        0x0000,     /* R149 */
-        0x0000,     /* R150 */
-        0x0000,     /* R151 */
-        0x7000,     /* R152 - AUX1 Readback */
-        0x7000,     /* R153 - AUX2 Readback */
-        0x7000,     /* R154 - AUX3 Readback */
-        0x7000,     /* R155 - AUX4 Readback */
-        0x0000,     /* R156 - USB Voltage Readback */
-        0x0000,     /* R157 - LINE Voltage Readback */
-        0x0000,     /* R158 - BATT Voltage Readback */
-        0x0000,     /* R159 - Chip Temp Readback */
-        0x0000,     /* R160 */
-        0x0000,     /* R161 */
-        0x0000,     /* R162 */
-        0x0000,     /* R163 - Generic Comparator Control */
-        0x0000,     /* R164 - Generic comparator 1 */
-        0x0000,     /* R165 - Generic comparator 2 */
-        0x0000,     /* R166 - Generic comparator 3 */
-        0x0000,     /* R167 - Generic comparator 4 */
-        0xA00F,     /* R168 - Battery Charger Control 1 */
-        0x0B06,     /* R169 - Battery Charger Control 2 */
-        0x0000,     /* R170 - Battery Charger Control 3 */
-        0x0000,     /* R171 */
-        0x0000,     /* R172 - Current Sink Driver A */
-        0x0000,     /* R173 - CSA Flash control */
-        0x0000,     /* R174 */
-        0x0000,     /* R175 */
-        0x0000,     /* R176 - DCDC/LDO requested */
-        0x032D,     /* R177 - DCDC Active options */
-        0x0000,     /* R178 - DCDC Sleep options */
-        0x0025,     /* R179 - Power-check comparator */
-        0x000E,     /* R180 - DCDC1 Control */
-        0x0C00,     /* R181 - DCDC1 Timeouts */
-        0x1006,     /* R182 - DCDC1 Low Power */
-        0x0018,     /* R183 - DCDC2 Control */
-        0x0000,     /* R184 - DCDC2 Timeouts */
-        0x0000,     /* R185 */
-        0x0026,     /* R186 - DCDC3 Control */
-        0x0400,     /* R187 - DCDC3 Timeouts */
-        0x0006,     /* R188 - DCDC3 Low Power */
-        0x0062,     /* R189 - DCDC4 Control */
-        0x0800,     /* R190 - DCDC4 Timeouts */
-        0x0006,     /* R191 - DCDC4 Low Power */
-        0x0008,     /* R192 */
-        0x0000,     /* R193 */
-        0x0000,     /* R194 */
-        0x000A,     /* R195 */
-        0x1000,     /* R196 */
-        0x0006,     /* R197 */
-        0x0000,     /* R198 */
-        0x0003,     /* R199 - Limit Switch Control */
-        0x0006,     /* R200 - LDO1 Control */
-        0x0000,     /* R201 - LDO1 Timeouts */
-        0x001C,     /* R202 - LDO1 Low Power */
-        0x0010,     /* R203 - LDO2 Control */
-        0x0C00,     /* R204 - LDO2 Timeouts */
-        0x001C,     /* R205 - LDO2 Low Power */
-        0x001F,     /* R206 - LDO3 Control */
-        0x0800,     /* R207 - LDO3 Timeouts */
-        0x001C,     /* R208 - LDO3 Low Power */
-        0x000A,     /* R209 - LDO4 Control */
-        0x0800,     /* R210 - LDO4 Timeouts */
-        0x001C,     /* R211 - LDO4 Low Power */
-        0x0000,     /* R212 */
-        0x0000,     /* R213 */
-        0x0000,     /* R214 */
-        0x0000,     /* R215 - VCC_FAULT Masks */
-        0x001F,     /* R216 - Main Bandgap Control */
-        0x0000,     /* R217 - OSC Control */
-        0x9000,     /* R218 - RTC Tick Control */
-        0x0000,     /* R219 - Security1 */
-        0x4000,     /* R220 */
-        0x0000,     /* R221 */
-        0x0000,     /* R222 */
-        0x0000,     /* R223 */
-        0x0000,     /* R224 - Signal overrides */
-        0x0000,     /* R225 - DCDC/LDO status */
-        0x0000,     /* R226 - Charger Overides/status */
-        0x0000,     /* R227 - misc overrides */
-        0x0000,     /* R228 - Supply overrides/status 1 */
-        0x0000,     /* R229 - Supply overrides/status 2 */
-        0xE000,     /* R230 - GPIO Pin Status */
-        0x0000,     /* R231 - comparotor overrides */
-        0x0000,     /* R232 */
-        0x0000,     /* R233 - State Machine status */
-        0x1200,     /* R234 - FLL Test 1 */
-        0x0000,     /* R235 */
-        0x8000,     /* R236 */
-        0x0000,     /* R237 */
-        0x0000,     /* R238 */
-        0x0000,     /* R239 */
-        0x0003,     /* R240 */
-        0x0000,     /* R241 */
-        0x0000,     /* R242 */
-        0x0004,     /* R243 */
-        0x0300,     /* R244 */
-        0x0000,     /* R245 */
-        0x0200,     /* R246 */
-        0x1000,     /* R247 */
-        0x1000,     /* R248 - DCDC1 Test Controls */
-        0x1000,     /* R249 */
-        0x1000,     /* R250 - DCDC3 Test Controls */
-        0x1000,     /* R251 - DCDC4 Test Controls */
-};
-#endif
-
-#ifdef CONFIG_MFD_WM8351_CONFIG_MODE_2
-
-#undef WM8350_HAVE_CONFIG_MODE
-#define WM8350_HAVE_CONFIG_MODE
-
-const u16 wm8351_mode2_defaults[] = {
-        0x6143,     /* R0   - Reset/ID */
-        0x0000,     /* R1   - ID */
-        0x0001,     /* R2   - Revision */
-        0x1C02,     /* R3   - System Control 1 */
-        0x0214,     /* R4   - System Control 2 */
-        0x0000,     /* R5   - System Hibernate */
-        0x8A00,     /* R6   - Interface Control */
-        0x0000,     /* R7 */
-        0x8000,     /* R8   - Power mgmt (1) */
-        0x0000,     /* R9   - Power mgmt (2) */
-        0x0000,     /* R10  - Power mgmt (3) */
-        0x2000,     /* R11  - Power mgmt (4) */
-        0x0E00,     /* R12  - Power mgmt (5) */
-        0x0000,     /* R13  - Power mgmt (6) */
-        0x0000,     /* R14  - Power mgmt (7) */
-        0x0000,     /* R15 */
-        0x0000,     /* R16  - RTC Seconds/Minutes */
-        0x0100,     /* R17  - RTC Hours/Day */
-        0x0101,     /* R18  - RTC Date/Month */
-        0x1400,     /* R19  - RTC Year */
-        0x0000,     /* R20  - Alarm Seconds/Minutes */
-        0x0000,     /* R21  - Alarm Hours/Day */
-        0x0000,     /* R22  - Alarm Date/Month */
-        0x0320,     /* R23  - RTC Time Control */
-        0x0000,     /* R24  - System Interrupts */
-        0x0000,     /* R25  - Interrupt Status 1 */
-        0x0000,     /* R26  - Interrupt Status 2 */
-        0x0000,     /* R27 */
-        0x0000,     /* R28  - Under Voltage Interrupt status */
-        0x0000,     /* R29  - Over Current Interrupt status */
-        0x0000,     /* R30  - GPIO Interrupt Status */
-        0x0000,     /* R31  - Comparator Interrupt Status */
-        0x3FFF,     /* R32  - System Interrupts Mask */
-        0x0000,     /* R33  - Interrupt Status 1 Mask */
-        0x0000,     /* R34  - Interrupt Status 2 Mask */
-        0x0000,     /* R35 */
-        0x0000,     /* R36  - Under Voltage Interrupt status Mask */
-        0x0000,     /* R37  - Over Current Interrupt status Mask */
-        0x0000,     /* R38  - GPIO Interrupt Status Mask */
-        0x0000,     /* R39  - Comparator Interrupt Status Mask */
-        0x0040,     /* R40  - Clock Control 1 */
-        0x0000,     /* R41  - Clock Control 2 */
-        0x3A00,     /* R42  - FLL Control 1 */
-        0x7086,     /* R43  - FLL Control 2 */
-        0xC226,     /* R44  - FLL Control 3 */
-        0x0000,     /* R45  - FLL Control 4 */
-        0x0000,     /* R46 */
-        0x0000,     /* R47 */
-        0x0000,     /* R48  - DAC Control */
-        0x0000,     /* R49 */
-        0x00C0,     /* R50  - DAC Digital Volume L */
-        0x00C0,     /* R51  - DAC Digital Volume R */
-        0x0000,     /* R52 */
-        0x0040,     /* R53  - DAC LR Rate */
-        0x0000,     /* R54  - DAC Clock Control */
-        0x0000,     /* R55 */
-        0x0000,     /* R56 */
-        0x0000,     /* R57 */
-        0x4000,     /* R58  - DAC Mute */
-        0x0000,     /* R59  - DAC Mute Volume */
-        0x0000,     /* R60  - DAC Side */
-        0x0000,     /* R61 */
-        0x0000,     /* R62 */
-        0x0000,     /* R63 */
-        0x8000,     /* R64  - ADC Control */
-        0x0000,     /* R65 */
-        0x00C0,     /* R66  - ADC Digital Volume L */
-        0x00C0,     /* R67  - ADC Digital Volume R */
-        0x0000,     /* R68  - ADC Divider */
-        0x0000,     /* R69 */
-        0x0040,     /* R70  - ADC LR Rate */
-        0x0000,     /* R71 */
-        0x0303,     /* R72  - Input Control */
-        0x0000,     /* R73  - IN3 Input Control */
-        0x0000,     /* R74  - Mic Bias Control */
-        0x0000,     /* R75 */
-        0x0000,     /* R76  - Output Control */
-        0x0000,     /* R77  - Jack Detect */
-        0x0000,     /* R78  - Anti Pop Control */
-        0x0000,     /* R79 */
-        0x0040,     /* R80  - Left Input Volume */
-        0x0040,     /* R81  - Right Input Volume */
-        0x0000,     /* R82 */
-        0x0000,     /* R83 */
-        0x0000,     /* R84 */
-        0x0000,     /* R85 */
-        0x0000,     /* R86 */
-        0x0000,     /* R87 */
-        0x0800,     /* R88  - Left Mixer Control */
-        0x1000,     /* R89  - Right Mixer Control */
-        0x0000,     /* R90 */
-        0x0000,     /* R91 */
-        0x0000,     /* R92  - OUT3 Mixer Control */
-        0x0000,     /* R93  - OUT4 Mixer Control */
-        0x0000,     /* R94 */
-        0x0000,     /* R95 */
-        0x0000,     /* R96  - Output Left Mixer Volume */
-        0x0000,     /* R97  - Output Right Mixer Volume */
-        0x0000,     /* R98  - Input Mixer Volume L */
-        0x0000,     /* R99  - Input Mixer Volume R */
-        0x0000,     /* R100 - Input Mixer Volume */
-        0x0000,     /* R101 */
-        0x0000,     /* R102 */
-        0x0000,     /* R103 */
-        0x00E4,     /* R104 - OUT1L Volume */
-        0x00E4,     /* R105 - OUT1R Volume */
-        0x00E4,     /* R106 - OUT2L Volume */
-        0x02E4,     /* R107 - OUT2R Volume */
-        0x0000,     /* R108 */
-        0x0000,     /* R109 */
-        0x0000,     /* R110 */
-        0x0000,     /* R111 - BEEP Volume */
-        0x0A00,     /* R112 - AI Formating */
-        0x0000,     /* R113 - ADC DAC COMP */
-        0x0020,     /* R114 - AI ADC Control */
-        0x0020,     /* R115 - AI DAC Control */
-        0x0000,     /* R116 */
-        0x0000,     /* R117 */
-        0x0000,     /* R118 */
-        0x0000,     /* R119 */
-        0x0000,     /* R120 */
-        0x0000,     /* R121 */
-        0x0000,     /* R122 */
-        0x0000,     /* R123 */
-        0x0000,     /* R124 */
-        0x0000,     /* R125 */
-        0x0000,     /* R126 */
-        0x0000,     /* R127 */
-        0x1FFF,     /* R128 - GPIO Debounce */
-        0x0000,     /* R129 - GPIO Pin pull up Control */
-        0x0110,     /* R130 - GPIO Pull down Control */
-        0x0000,     /* R131 - GPIO Interrupt Mode */
-        0x0000,     /* R132 */
-        0x0000,     /* R133 - GPIO Control */
-        0x09FA,     /* R134 - GPIO Configuration (i/o) */
-        0x0DF6,     /* R135 - GPIO Pin Polarity / Type */
-        0x0000,     /* R136 */
-        0x0000,     /* R137 */
-        0x0000,     /* R138 */
-        0x0000,     /* R139 */
-        0x1310,     /* R140 - GPIO Function Select 1 */
-        0x0003,     /* R141 - GPIO Function Select 2 */
-        0x2000,     /* R142 - GPIO Function Select 3 */
-        0x0000,     /* R143 - GPIO Function Select 4 */
-        0x0000,     /* R144 - Digitiser Control (1) */
-        0x0002,     /* R145 - Digitiser Control (2) */
-        0x0000,     /* R146 */
-        0x0000,     /* R147 */
-        0x0000,     /* R148 */
-        0x0000,     /* R149 */
-        0x0000,     /* R150 */
-        0x0000,     /* R151 */
-        0x7000,     /* R152 - AUX1 Readback */
-        0x7000,     /* R153 - AUX2 Readback */
-        0x7000,     /* R154 - AUX3 Readback */
-        0x7000,     /* R155 - AUX4 Readback */
-        0x0000,     /* R156 - USB Voltage Readback */
-        0x0000,     /* R157 - LINE Voltage Readback */
-        0x0000,     /* R158 - BATT Voltage Readback */
-        0x0000,     /* R159 - Chip Temp Readback */
-        0x0000,     /* R160 */
-        0x0000,     /* R161 */
-        0x0000,     /* R162 */
-        0x0000,     /* R163 - Generic Comparator Control */
-        0x0000,     /* R164 - Generic comparator 1 */
-        0x0000,     /* R165 - Generic comparator 2 */
-        0x0000,     /* R166 - Generic comparator 3 */
-        0x0000,     /* R167 - Generic comparator 4 */
-        0xA00F,     /* R168 - Battery Charger Control 1 */
-        0x0B06,     /* R169 - Battery Charger Control 2 */
-        0x0000,     /* R170 - Battery Charger Control 3 */
-        0x0000,     /* R171 */
-        0x0000,     /* R172 - Current Sink Driver A */
-        0x0000,     /* R173 - CSA Flash control */
-        0x0000,     /* R174 */
-        0x0000,     /* R175 */
-        0x0000,     /* R176 - DCDC/LDO requested */
-        0x032D,     /* R177 - DCDC Active options */
-        0x0000,     /* R178 - DCDC Sleep options */
-        0x0025,     /* R179 - Power-check comparator */
-        0x001A,     /* R180 - DCDC1 Control */
-        0x0800,     /* R181 - DCDC1 Timeouts */
-        0x1006,     /* R182 - DCDC1 Low Power */
-        0x0018,     /* R183 - DCDC2 Control */
-        0x0000,     /* R184 - DCDC2 Timeouts */
-        0x0000,     /* R185 */
-        0x0056,     /* R186 - DCDC3 Control */
-        0x0400,     /* R187 - DCDC3 Timeouts */
-        0x0006,     /* R188 - DCDC3 Low Power */
-        0x0026,     /* R189 - DCDC4 Control */
-        0x0C00,     /* R190 - DCDC4 Timeouts */
-        0x0006,     /* R191 - DCDC4 Low Power */
-        0x0008,     /* R192 */
-        0x0000,     /* R193 */
-        0x0000,     /* R194 */
-        0x0026,     /* R195 */
-        0x0C00,     /* R196 */
-        0x0006,     /* R197 */
-        0x0000,     /* R198 */
-        0x0003,     /* R199 - Limit Switch Control */
-        0x001C,     /* R200 - LDO1 Control */
-        0x0400,     /* R201 - LDO1 Timeouts */
-        0x001C,     /* R202 - LDO1 Low Power */
-        0x0010,     /* R203 - LDO2 Control */
-        0x0C00,     /* R204 - LDO2 Timeouts */
-        0x001C,     /* R205 - LDO2 Low Power */
-        0x0015,     /* R206 - LDO3 Control */
-        0x0000,     /* R207 - LDO3 Timeouts */
-        0x001C,     /* R208 - LDO3 Low Power */
-        0x001A,     /* R209 - LDO4 Control */
-        0x0000,     /* R210 - LDO4 Timeouts */
-        0x001C,     /* R211 - LDO4 Low Power */
-        0x0000,     /* R212 */
-        0x0000,     /* R213 */
-        0x0000,     /* R214 */
-        0x0000,     /* R215 - VCC_FAULT Masks */
-        0x001F,     /* R216 - Main Bandgap Control */
-        0x0000,     /* R217 - OSC Control */
-        0x9000,     /* R218 - RTC Tick Control */
-        0x0000,     /* R219 - Security1 */
-        0x4000,     /* R220 */
-        0x0000,     /* R221 */
-        0x0000,     /* R222 */
-        0x0000,     /* R223 */
-        0x0000,     /* R224 - Signal overrides */
-        0x0000,     /* R225 - DCDC/LDO status */
-        0x0000,     /* R226 - Charger Overides/status */
-        0x0000,     /* R227 - misc overrides */
-        0x0000,     /* R228 - Supply overrides/status 1 */
-        0x0000,     /* R229 - Supply overrides/status 2 */
-        0xE000,     /* R230 - GPIO Pin Status */
-        0x0000,     /* R231 - comparotor overrides */
-        0x0000,     /* R232 */
-        0x0000,     /* R233 - State Machine status */
-        0x1200,     /* R234 - FLL Test 1 */
-        0x0000,     /* R235 */
-        0x8000,     /* R236 */
-        0x0000,     /* R237 */
-        0x0000,     /* R238 */
-        0x0000,     /* R239 */
-        0x0003,     /* R240 */
-        0x0000,     /* R241 */
-        0x0000,     /* R242 */
-        0x0004,     /* R243 */
-        0x0300,     /* R244 */
-        0x0000,     /* R245 */
-        0x0200,     /* R246 */
-        0x0000,     /* R247 */
-        0x1000,     /* R248 - DCDC1 Test Controls */
-        0x1000,     /* R249 */
-        0x1000,     /* R250 - DCDC3 Test Controls */
-        0x1000,     /* R251 - DCDC4 Test Controls */
-};
-#endif
-
-#ifdef CONFIG_MFD_WM8351_CONFIG_MODE_3
-
-#undef WM8350_HAVE_CONFIG_MODE
-#define WM8350_HAVE_CONFIG_MODE
-
-const u16 wm8351_mode3_defaults[] = {
-        0x6143,     /* R0   - Reset/ID */
-        0x0000,     /* R1   - ID */
-        0x0001,     /* R2   - Revision */
-        0x1C02,     /* R3   - System Control 1 */
-        0x0204,     /* R4   - System Control 2 */
-        0x0000,     /* R5   - System Hibernate */
-        0x8A00,     /* R6   - Interface Control */
-        0x0000,     /* R7 */
-        0x8000,     /* R8   - Power mgmt (1) */
-        0x0000,     /* R9   - Power mgmt (2) */
-        0x0000,     /* R10  - Power mgmt (3) */
-        0x2000,     /* R11  - Power mgmt (4) */
-        0x0E00,     /* R12  - Power mgmt (5) */
-        0x0000,     /* R13  - Power mgmt (6) */
-        0x0000,     /* R14  - Power mgmt (7) */
-        0x0000,     /* R15 */
-        0x0000,     /* R16  - RTC Seconds/Minutes */
-        0x0100,     /* R17  - RTC Hours/Day */
-        0x0101,     /* R18  - RTC Date/Month */
-        0x1400,     /* R19  - RTC Year */
-        0x0000,     /* R20  - Alarm Seconds/Minutes */
-        0x0000,     /* R21  - Alarm Hours/Day */
-        0x0000,     /* R22  - Alarm Date/Month */
-        0x0320,     /* R23  - RTC Time Control */
-        0x0000,     /* R24  - System Interrupts */
-        0x0000,     /* R25  - Interrupt Status 1 */
-        0x0000,     /* R26  - Interrupt Status 2 */
-        0x0000,     /* R27 */
-        0x0000,     /* R28  - Under Voltage Interrupt status */
-        0x0000,     /* R29  - Over Current Interrupt status */
-        0x0000,     /* R30  - GPIO Interrupt Status */
-        0x0000,     /* R31  - Comparator Interrupt Status */
-        0x3FFF,     /* R32  - System Interrupts Mask */
-        0x0000,     /* R33  - Interrupt Status 1 Mask */
-        0x0000,     /* R34  - Interrupt Status 2 Mask */
-        0x0000,     /* R35 */
-        0x0000,     /* R36  - Under Voltage Interrupt status Mask */
-        0x0000,     /* R37  - Over Current Interrupt status Mask */
-        0x0000,     /* R38  - GPIO Interrupt Status Mask */
-        0x0000,     /* R39  - Comparator Interrupt Status Mask */
-        0x0040,     /* R40  - Clock Control 1 */
-        0x0000,     /* R41  - Clock Control 2 */
-        0x3A00,     /* R42  - FLL Control 1 */
-        0x7086,     /* R43  - FLL Control 2 */
-        0xC226,     /* R44  - FLL Control 3 */
-        0x0000,     /* R45  - FLL Control 4 */
-        0x0000,     /* R46 */
-        0x0000,     /* R47 */
-        0x0000,     /* R48  - DAC Control */
-        0x0000,     /* R49 */
-        0x00C0,     /* R50  - DAC Digital Volume L */
-        0x00C0,     /* R51  - DAC Digital Volume R */
-        0x0000,     /* R52 */
-        0x0040,     /* R53  - DAC LR Rate */
-        0x0000,     /* R54  - DAC Clock Control */
-        0x0000,     /* R55 */
-        0x0000,     /* R56 */
-        0x0000,     /* R57 */
-        0x4000,     /* R58  - DAC Mute */
-        0x0000,     /* R59  - DAC Mute Volume */
-        0x0000,     /* R60  - DAC Side */
-        0x0000,     /* R61 */
-        0x0000,     /* R62 */
-        0x0000,     /* R63 */
-        0x8000,     /* R64  - ADC Control */
-        0x0000,     /* R65 */
-        0x00C0,     /* R66  - ADC Digital Volume L */
-        0x00C0,     /* R67  - ADC Digital Volume R */
-        0x0000,     /* R68  - ADC Divider */
-        0x0000,     /* R69 */
-        0x0040,     /* R70  - ADC LR Rate */
-        0x0000,     /* R71 */
-        0x0303,     /* R72  - Input Control */
-        0x0000,     /* R73  - IN3 Input Control */
-        0x0000,     /* R74  - Mic Bias Control */
-        0x0000,     /* R75 */
-        0x0000,     /* R76  - Output Control */
-        0x0000,     /* R77  - Jack Detect */
-        0x0000,     /* R78  - Anti Pop Control */
-        0x0000,     /* R79 */
-        0x0040,     /* R80  - Left Input Volume */
-        0x0040,     /* R81  - Right Input Volume */
-        0x0000,     /* R82 */
-        0x0000,     /* R83 */
-        0x0000,     /* R84 */
-        0x0000,     /* R85 */
-        0x0000,     /* R86 */
-        0x0000,     /* R87 */
-        0x0800,     /* R88  - Left Mixer Control */
-        0x1000,     /* R89  - Right Mixer Control */
-        0x0000,     /* R90 */
-        0x0000,     /* R91 */
-        0x0000,     /* R92  - OUT3 Mixer Control */
-        0x0000,     /* R93  - OUT4 Mixer Control */
-        0x0000,     /* R94 */
-        0x0000,     /* R95 */
-        0x0000,     /* R96  - Output Left Mixer Volume */
-        0x0000,     /* R97  - Output Right Mixer Volume */
-        0x0000,     /* R98  - Input Mixer Volume L */
-        0x0000,     /* R99  - Input Mixer Volume R */
-        0x0000,     /* R100 - Input Mixer Volume */
-        0x0000,     /* R101 */
-        0x0000,     /* R102 */
-        0x0000,     /* R103 */
-        0x00E4,     /* R104 - OUT1L Volume */
-        0x00E4,     /* R105 - OUT1R Volume */
-        0x00E4,     /* R106 - OUT2L Volume */
-        0x02E4,     /* R107 - OUT2R Volume */
-        0x0000,     /* R108 */
-        0x0000,     /* R109 */
-        0x0000,     /* R110 */
-        0x0000,     /* R111 - BEEP Volume */
-        0x0A00,     /* R112 - AI Formating */
-        0x0000,     /* R113 - ADC DAC COMP */
-        0x0020,     /* R114 - AI ADC Control */
-        0x0020,     /* R115 - AI DAC Control */
-        0x0000,     /* R116 */
-        0x0000,     /* R117 */
-        0x0000,     /* R118 */
-        0x0000,     /* R119 */
-        0x0000,     /* R120 */
-        0x0000,     /* R121 */
-        0x0000,     /* R122 */
-        0x0000,     /* R123 */
-        0x0000,     /* R124 */
-        0x0000,     /* R125 */
-        0x0000,     /* R126 */
-        0x0000,     /* R127 */
-        0x1FFF,     /* R128 - GPIO Debounce */
-        0x0010,     /* R129 - GPIO Pin pull up Control */
-        0x0000,     /* R130 - GPIO Pull down Control */
-        0x0000,     /* R131 - GPIO Interrupt Mode */
-        0x0000,     /* R132 */
-        0x0000,     /* R133 - GPIO Control */
-        0x0BFB,     /* R134 - GPIO Configuration (i/o) */
-        0x0FFD,     /* R135 - GPIO Pin Polarity / Type */
-        0x0000,     /* R136 */
-        0x0000,     /* R137 */
-        0x0000,     /* R138 */
-        0x0000,     /* R139 */
-        0x0310,     /* R140 - GPIO Function Select 1 */
-        0x0001,     /* R141 - GPIO Function Select 2 */
-        0x2300,     /* R142 - GPIO Function Select 3 */
-        0x0003,     /* R143 - GPIO Function Select 4 */
-        0x0000,     /* R144 - Digitiser Control (1) */
-        0x0002,     /* R145 - Digitiser Control (2) */
-        0x0000,     /* R146 */
-        0x0000,     /* R147 */
-        0x0000,     /* R148 */
-        0x0000,     /* R149 */
-        0x0000,     /* R150 */
-        0x0000,     /* R151 */
-        0x7000,     /* R152 - AUX1 Readback */
-        0x7000,     /* R153 - AUX2 Readback */
-        0x7000,     /* R154 - AUX3 Readback */
-        0x7000,     /* R155 - AUX4 Readback */
-        0x0000,     /* R156 - USB Voltage Readback */
-        0x0000,     /* R157 - LINE Voltage Readback */
-        0x0000,     /* R158 - BATT Voltage Readback */
-        0x0000,     /* R159 - Chip Temp Readback */
-        0x0000,     /* R160 */
-        0x0000,     /* R161 */
-        0x0000,     /* R162 */
-        0x0000,     /* R163 - Generic Comparator Control */
-        0x0000,     /* R164 - Generic comparator 1 */
-        0x0000,     /* R165 - Generic comparator 2 */
-        0x0000,     /* R166 - Generic comparator 3 */
-        0x0000,     /* R167 - Generic comparator 4 */
-        0xA00F,     /* R168 - Battery Charger Control 1 */
-        0x0B06,     /* R169 - Battery Charger Control 2 */
-        0x0000,     /* R170 - Battery Charger Control 3 */
-        0x0000,     /* R171 */
-        0x0000,     /* R172 - Current Sink Driver A */
-        0x0000,     /* R173 - CSA Flash control */
-        0x0000,     /* R174 */
-        0x0000,     /* R175 */
-        0x0000,     /* R176 - DCDC/LDO requested */
-        0x032D,     /* R177 - DCDC Active options */
-        0x0000,     /* R178 - DCDC Sleep options */
-        0x0025,     /* R179 - Power-check comparator */
-        0x000E,     /* R180 - DCDC1 Control */
-        0x0400,     /* R181 - DCDC1 Timeouts */
-        0x1006,     /* R182 - DCDC1 Low Power */
-        0x0018,     /* R183 - DCDC2 Control */
-        0x0000,     /* R184 - DCDC2 Timeouts */
-        0x0000,     /* R185 */
-        0x0026,     /* R186 - DCDC3 Control */
-        0x0800,     /* R187 - DCDC3 Timeouts */
-        0x0006,     /* R188 - DCDC3 Low Power */
-        0x0062,     /* R189 - DCDC4 Control */
-        0x1400,     /* R190 - DCDC4 Timeouts */
-        0x0006,     /* R191 - DCDC4 Low Power */
-        0x0008,     /* R192 */
-        0x0000,     /* R193 */
-        0x0000,     /* R194 */
-        0x0026,     /* R195 */
-        0x0400,     /* R196 */
-        0x0006,     /* R197 */
-        0x0000,     /* R198 */
-        0x0003,     /* R199 - Limit Switch Control */
-        0x0006,     /* R200 - LDO1 Control */
-        0x0C00,     /* R201 - LDO1 Timeouts */
-        0x001C,     /* R202 - LDO1 Low Power */
-        0x0016,     /* R203 - LDO2 Control */
-        0x0000,     /* R204 - LDO2 Timeouts */
-        0x001C,     /* R205 - LDO2 Low Power */
-        0x0019,     /* R206 - LDO3 Control */
-        0x0000,     /* R207 - LDO3 Timeouts */
-        0x001C,     /* R208 - LDO3 Low Power */
-        0x001A,     /* R209 - LDO4 Control */
-        0x1000,     /* R210 - LDO4 Timeouts */
-        0x001C,     /* R211 - LDO4 Low Power */
-        0x0000,     /* R212 */
-        0x0000,     /* R213 */
-        0x0000,     /* R214 */
-        0x0000,     /* R215 - VCC_FAULT Masks */
-        0x001F,     /* R216 - Main Bandgap Control */
-        0x0000,     /* R217 - OSC Control */
-        0x9000,     /* R218 - RTC Tick Control */
-        0x0000,     /* R219 - Security1 */
-        0x4000,     /* R220 */
-        0x0000,     /* R221 */
-        0x0000,     /* R222 */
-        0x0000,     /* R223 */
-        0x0000,     /* R224 - Signal overrides */
-        0x0000,     /* R225 - DCDC/LDO status */
-        0x0000,     /* R226 - Charger Overides/status */
-        0x0000,     /* R227 - misc overrides */
-        0x0000,     /* R228 - Supply overrides/status 1 */
-        0x0000,     /* R229 - Supply overrides/status 2 */
-        0xE000,     /* R230 - GPIO Pin Status */
-        0x0000,     /* R231 - comparotor overrides */
-        0x0000,     /* R232 */
-        0x0000,     /* R233 - State Machine status */
-        0x1200,     /* R234 - FLL Test 1 */
-        0x0000,     /* R235 */
-        0x8000,     /* R236 */
-        0x0000,     /* R237 */
-        0x0000,     /* R238 */
-        0x0000,     /* R239 */
-        0x0003,     /* R240 */
-        0x0000,     /* R241 */
-        0x0000,     /* R242 */
-        0x0004,     /* R243 */
-        0x0300,     /* R244 */
-        0x0000,     /* R245 */
-        0x0200,     /* R246 */
-        0x0000,     /* R247 */
-        0x1000,     /* R248 - DCDC1 Test Controls */
-        0x1000,     /* R249 */
-        0x1000,     /* R250 - DCDC3 Test Controls */
-        0x1000,     /* R251 - DCDC4 Test Controls */
-};
-#endif
-
-#ifdef CONFIG_MFD_WM8352_CONFIG_MODE_0
-
-#undef WM8350_HAVE_CONFIG_MODE
-#define WM8350_HAVE_CONFIG_MODE
-
-const u16 wm8352_mode0_defaults[] = {
-        0x6143,     /* R0   - Reset/ID */
-        0x0000,     /* R1   - ID */
-        0x0002,     /* R2   - Revision */
-        0x1C02,     /* R3   - System Control 1 */
-        0x0004,     /* R4   - System Control 2 */
-        0x0000,     /* R5   - System Hibernate */
-        0x8A00,     /* R6   - Interface Control */
-        0x0000,     /* R7 */
-        0x8000,     /* R8   - Power mgmt (1) */
-        0x0000,     /* R9   - Power mgmt (2) */
-        0x0000,     /* R10  - Power mgmt (3) */
-        0x2000,     /* R11  - Power mgmt (4) */
-        0x0E00,     /* R12  - Power mgmt (5) */
-        0x0000,     /* R13  - Power mgmt (6) */
-        0x0000,     /* R14  - Power mgmt (7) */
-        0x0000,     /* R15 */
-        0x0000,     /* R16  - RTC Seconds/Minutes */
-        0x0100,     /* R17  - RTC Hours/Day */
-        0x0101,     /* R18  - RTC Date/Month */
-        0x1400,     /* R19  - RTC Year */
-        0x0000,     /* R20  - Alarm Seconds/Minutes */
-        0x0000,     /* R21  - Alarm Hours/Day */
-        0x0000,     /* R22  - Alarm Date/Month */
-        0x0320,     /* R23  - RTC Time Control */
-        0x0000,     /* R24  - System Interrupts */
-        0x0000,     /* R25  - Interrupt Status 1 */
-        0x0000,     /* R26  - Interrupt Status 2 */
-        0x0000,     /* R27 */
-        0x0000,     /* R28  - Under Voltage Interrupt status */
-        0x0000,     /* R29  - Over Current Interrupt status */
-        0x0000,     /* R30  - GPIO Interrupt Status */
-        0x0000,     /* R31  - Comparator Interrupt Status */
-        0x3FFF,     /* R32  - System Interrupts Mask */
-        0x0000,     /* R33  - Interrupt Status 1 Mask */
-        0x0000,     /* R34  - Interrupt Status 2 Mask */
-        0x0000,     /* R35 */
-        0x0000,     /* R36  - Under Voltage Interrupt status Mask */
-        0x0000,     /* R37  - Over Current Interrupt status Mask */
-        0x0000,     /* R38  - GPIO Interrupt Status Mask */
-        0x0000,     /* R39  - Comparator Interrupt Status Mask */
-        0x0040,     /* R40  - Clock Control 1 */
-        0x0000,     /* R41  - Clock Control 2 */
-        0x3A00,     /* R42  - FLL Control 1 */
-        0x7086,     /* R43  - FLL Control 2 */
-        0xC226,     /* R44  - FLL Control 3 */
-        0x0000,     /* R45  - FLL Control 4 */
-        0x0000,     /* R46 */
-        0x0000,     /* R47 */
-        0x0000,     /* R48  - DAC Control */
-        0x0000,     /* R49 */
-        0x00C0,     /* R50  - DAC Digital Volume L */
-        0x00C0,     /* R51  - DAC Digital Volume R */
-        0x0000,     /* R52 */
-        0x0040,     /* R53  - DAC LR Rate */
-        0x0000,     /* R54  - DAC Clock Control */
-        0x0000,     /* R55 */
-        0x0000,     /* R56 */
-        0x0000,     /* R57 */
-        0x4000,     /* R58  - DAC Mute */
-        0x0000,     /* R59  - DAC Mute Volume */
-        0x0000,     /* R60  - DAC Side */
-        0x0000,     /* R61 */
-        0x0000,     /* R62 */
-        0x0000,     /* R63 */
-        0x8000,     /* R64  - ADC Control */
-        0x0000,     /* R65 */
-        0x00C0,     /* R66  - ADC Digital Volume L */
-        0x00C0,     /* R67  - ADC Digital Volume R */
-        0x0000,     /* R68  - ADC Divider */
-        0x0000,     /* R69 */
-        0x0040,     /* R70  - ADC LR Rate */
-        0x0000,     /* R71 */
-        0x0303,     /* R72  - Input Control */
-        0x0000,     /* R73  - IN3 Input Control */
-        0x0000,     /* R74  - Mic Bias Control */
-        0x0000,     /* R75 */
-        0x0000,     /* R76  - Output Control */
-        0x0000,     /* R77  - Jack Detect */
-        0x0000,     /* R78  - Anti Pop Control */
-        0x0000,     /* R79 */
-        0x0040,     /* R80  - Left Input Volume */
-        0x0040,     /* R81  - Right Input Volume */
-        0x0000,     /* R82 */
-        0x0000,     /* R83 */
-        0x0000,     /* R84 */
-        0x0000,     /* R85 */
-        0x0000,     /* R86 */
-        0x0000,     /* R87 */
-        0x0800,     /* R88  - Left Mixer Control */
-        0x1000,     /* R89  - Right Mixer Control */
-        0x0000,     /* R90 */
-        0x0000,     /* R91 */
-        0x0000,     /* R92  - OUT3 Mixer Control */
-        0x0000,     /* R93  - OUT4 Mixer Control */
-        0x0000,     /* R94 */
-        0x0000,     /* R95 */
-        0x0000,     /* R96  - Output Left Mixer Volume */
-        0x0000,     /* R97  - Output Right Mixer Volume */
-        0x0000,     /* R98  - Input Mixer Volume L */
-        0x0000,     /* R99  - Input Mixer Volume R */
-        0x0000,     /* R100 - Input Mixer Volume */
-        0x0000,     /* R101 */
-        0x0000,     /* R102 */
-        0x0000,     /* R103 */
-        0x00E4,     /* R104 - OUT1L Volume */
-        0x00E4,     /* R105 - OUT1R Volume */
-        0x00E4,     /* R106 - OUT2L Volume */
-        0x02E4,     /* R107 - OUT2R Volume */
-        0x0000,     /* R108 */
-        0x0000,     /* R109 */
-        0x0000,     /* R110 */
-        0x0000,     /* R111 - BEEP Volume */
-        0x0A00,     /* R112 - AI Formating */
-        0x0000,     /* R113 - ADC DAC COMP */
-        0x0020,     /* R114 - AI ADC Control */
-        0x0020,     /* R115 - AI DAC Control */
-        0x0000,     /* R116 */
-        0x0000,     /* R117 */
-        0x0000,     /* R118 */
-        0x0000,     /* R119 */
-        0x0000,     /* R120 */
-        0x0000,     /* R121 */
-        0x0000,     /* R122 */
-        0x0000,     /* R123 */
-        0x0000,     /* R124 */
-        0x0000,     /* R125 */
-        0x0000,     /* R126 */
-        0x0000,     /* R127 */
-        0x1FFF,     /* R128 - GPIO Debounce */
-        0x0000,     /* R129 - GPIO Pin pull up Control */
-        0x0000,     /* R130 - GPIO Pull down Control */
-        0x0000,     /* R131 - GPIO Interrupt Mode */
-        0x0000,     /* R132 */
-        0x0000,     /* R133 - GPIO Control */
-        0x0FFC,     /* R134 - GPIO Configuration (i/o) */
-        0x0FFC,     /* R135 - GPIO Pin Polarity / Type */
-        0x0000,     /* R136 */
-        0x0000,     /* R137 */
-        0x0000,     /* R138 */
-        0x0000,     /* R139 */
-        0x0013,     /* R140 - GPIO Function Select 1 */
-        0x0000,     /* R141 - GPIO Function Select 2 */
-        0x0000,     /* R142 - GPIO Function Select 3 */
-        0x0003,     /* R143 - GPIO Function Select 4 */
-        0x0000,     /* R144 - Digitiser Control (1) */
-        0x0002,     /* R145 - Digitiser Control (2) */
-        0x0000,     /* R146 */
-        0x0000,     /* R147 */
-        0x0000,     /* R148 */
-        0x0000,     /* R149 */
-        0x0000,     /* R150 */
-        0x0000,     /* R151 */
-        0x7000,     /* R152 - AUX1 Readback */
-        0x7000,     /* R153 - AUX2 Readback */
-        0x7000,     /* R154 - AUX3 Readback */
-        0x7000,     /* R155 - AUX4 Readback */
-        0x0000,     /* R156 - USB Voltage Readback */
-        0x0000,     /* R157 - LINE Voltage Readback */
-        0x0000,     /* R158 - BATT Voltage Readback */
-        0x0000,     /* R159 - Chip Temp Readback */
-        0x0000,     /* R160 */
-        0x0000,     /* R161 */
-        0x0000,     /* R162 */
-        0x0000,     /* R163 - Generic Comparator Control */
-        0x0000,     /* R164 - Generic comparator 1 */
-        0x0000,     /* R165 - Generic comparator 2 */
-        0x0000,     /* R166 - Generic comparator 3 */
-        0x0000,     /* R167 - Generic comparator 4 */
-        0xA00F,     /* R168 - Battery Charger Control 1 */
-        0x0B06,     /* R169 - Battery Charger Control 2 */
-        0x0000,     /* R170 - Battery Charger Control 3 */
-        0x0000,     /* R171 */
-        0x0000,     /* R172 - Current Sink Driver A */
-        0x0000,     /* R173 - CSA Flash control */
-        0x0000,     /* R174 - Current Sink Driver B */
-        0x0000,     /* R175 - CSB Flash control */
-        0x0000,     /* R176 - DCDC/LDO requested */
-        0x032D,     /* R177 - DCDC Active options */
-        0x0000,     /* R178 - DCDC Sleep options */
-        0x0025,     /* R179 - Power-check comparator */
-        0x000E,     /* R180 - DCDC1 Control */
-        0x0000,     /* R181 - DCDC1 Timeouts */
-        0x1006,     /* R182 - DCDC1 Low Power */
-        0x0018,     /* R183 - DCDC2 Control */
-        0x0000,     /* R184 - DCDC2 Timeouts */
-        0x0000,     /* R185 */
-        0x0000,     /* R186 - DCDC3 Control */
-        0x0000,     /* R187 - DCDC3 Timeouts */
-        0x0006,     /* R188 - DCDC3 Low Power */
-        0x0000,     /* R189 - DCDC4 Control */
-        0x0000,     /* R190 - DCDC4 Timeouts */
-        0x0006,     /* R191 - DCDC4 Low Power */
-        0x0008,     /* R192 - DCDC5 Control */
-        0x0000,     /* R193 - DCDC5 Timeouts */
-        0x0000,     /* R194 */
-        0x0000,     /* R195 - DCDC6 Control */
-        0x0000,     /* R196 - DCDC6 Timeouts */
-        0x0006,     /* R197 - DCDC6 Low Power */
-        0x0000,     /* R198 */
-        0x0003,     /* R199 - Limit Switch Control */
-        0x001C,     /* R200 - LDO1 Control */
-        0x0000,     /* R201 - LDO1 Timeouts */
-        0x001C,     /* R202 - LDO1 Low Power */
-        0x001B,     /* R203 - LDO2 Control */
-        0x0000,     /* R204 - LDO2 Timeouts */
-        0x001C,     /* R205 - LDO2 Low Power */
-        0x001B,     /* R206 - LDO3 Control */
-        0x0000,     /* R207 - LDO3 Timeouts */
-        0x001C,     /* R208 - LDO3 Low Power */
-        0x001B,     /* R209 - LDO4 Control */
-        0x0000,     /* R210 - LDO4 Timeouts */
-        0x001C,     /* R211 - LDO4 Low Power */
-        0x0000,     /* R212 */
-        0x0000,     /* R213 */
-        0x0000,     /* R214 */
-        0x0000,     /* R215 - VCC_FAULT Masks */
-        0x001F,     /* R216 - Main Bandgap Control */
-        0x0000,     /* R217 - OSC Control */
-        0x9000,     /* R218 - RTC Tick Control */
-        0x0000,     /* R219 - Security1 */
-        0x4000,     /* R220 */
-        0x0000,     /* R221 */
-        0x0000,     /* R222 */
-        0x0000,     /* R223 */
-        0x0000,     /* R224 - Signal overrides */
-        0x0000,     /* R225 - DCDC/LDO status */
-        0x0000,     /* R226 - Charger Overides/status */
-        0x0000,     /* R227 - misc overrides */
-        0x0000,     /* R228 - Supply overrides/status 1 */
-        0x0000,     /* R229 - Supply overrides/status 2 */
-        0xE000,     /* R230 - GPIO Pin Status */
-        0x0000,     /* R231 - comparotor overrides */
-        0x0000,     /* R232 */
-        0x0000,     /* R233 - State Machine status */
-        0x1200,     /* R234 */
-        0x0000,     /* R235 */
-        0x8000,     /* R236 */
-        0x0000,     /* R237 */
-        0x0000,     /* R238 */
-        0x0000,     /* R239 */
-        0x0003,     /* R240 */
-        0x0000,     /* R241 */
-        0x0000,     /* R242 */
-        0x0004,     /* R243 */
-        0x0300,     /* R244 */
-        0x0000,     /* R245 */
-        0x0200,     /* R246 */
-        0x0000,     /* R247 */
-        0x1000,     /* R248 - DCDC1 Test Controls */
-        0x5000,     /* R249 */
-        0x1000,     /* R250 - DCDC3 Test Controls */
-        0x1000,     /* R251 - DCDC4 Test Controls */
-        0x5100,     /* R252 */
-        0x1000,     /* R253 - DCDC6 Test Controls */
-};
-#endif
-
-#ifdef CONFIG_MFD_WM8352_CONFIG_MODE_1
-
-#undef WM8350_HAVE_CONFIG_MODE
-#define WM8350_HAVE_CONFIG_MODE
-
-const u16 wm8352_mode1_defaults[] = {
-        0x6143,     /* R0   - Reset/ID */
-        0x0000,     /* R1   - ID */
-        0x0002,     /* R2   - Revision */
-        0x1C02,     /* R3   - System Control 1 */
-        0x0204,     /* R4   - System Control 2 */
-        0x0000,     /* R5   - System Hibernate */
-        0x8A00,     /* R6   - Interface Control */
-        0x0000,     /* R7 */
-        0x8000,     /* R8   - Power mgmt (1) */
-        0x0000,     /* R9   - Power mgmt (2) */
-        0x0000,     /* R10  - Power mgmt (3) */
-        0x2000,     /* R11  - Power mgmt (4) */
-        0x0E00,     /* R12  - Power mgmt (5) */
-        0x0000,     /* R13  - Power mgmt (6) */
-        0x0000,     /* R14  - Power mgmt (7) */
-        0x0000,     /* R15 */
-        0x0000,     /* R16  - RTC Seconds/Minutes */
-        0x0100,     /* R17  - RTC Hours/Day */
-        0x0101,     /* R18  - RTC Date/Month */
-        0x1400,     /* R19  - RTC Year */
-        0x0000,     /* R20  - Alarm Seconds/Minutes */
-        0x0000,     /* R21  - Alarm Hours/Day */
-        0x0000,     /* R22  - Alarm Date/Month */
-        0x0320,     /* R23  - RTC Time Control */
-        0x0000,     /* R24  - System Interrupts */
-        0x0000,     /* R25  - Interrupt Status 1 */
-        0x0000,     /* R26  - Interrupt Status 2 */
-        0x0000,     /* R27 */
-        0x0000,     /* R28  - Under Voltage Interrupt status */
-        0x0000,     /* R29  - Over Current Interrupt status */
-        0x0000,     /* R30  - GPIO Interrupt Status */
-        0x0000,     /* R31  - Comparator Interrupt Status */
-        0x3FFF,     /* R32  - System Interrupts Mask */
-        0x0000,     /* R33  - Interrupt Status 1 Mask */
-        0x0000,     /* R34  - Interrupt Status 2 Mask */
-        0x0000,     /* R35 */
-        0x0000,     /* R36  - Under Voltage Interrupt status Mask */
-        0x0000,     /* R37  - Over Current Interrupt status Mask */
-        0x0000,     /* R38  - GPIO Interrupt Status Mask */
-        0x0000,     /* R39  - Comparator Interrupt Status Mask */
-        0x0040,     /* R40  - Clock Control 1 */
-        0x0000,     /* R41  - Clock Control 2 */
-        0x3A00,     /* R42  - FLL Control 1 */
-        0x7086,     /* R43  - FLL Control 2 */
-        0xC226,     /* R44  - FLL Control 3 */
-        0x0000,     /* R45  - FLL Control 4 */
-        0x0000,     /* R46 */
-        0x0000,     /* R47 */
-        0x0000,     /* R48  - DAC Control */
-        0x0000,     /* R49 */
-        0x00C0,     /* R50  - DAC Digital Volume L */
-        0x00C0,     /* R51  - DAC Digital Volume R */
-        0x0000,     /* R52 */
-        0x0040,     /* R53  - DAC LR Rate */
-        0x0000,     /* R54  - DAC Clock Control */
-        0x0000,     /* R55 */
-        0x0000,     /* R56 */
-        0x0000,     /* R57 */
-        0x4000,     /* R58  - DAC Mute */
-        0x0000,     /* R59  - DAC Mute Volume */
-        0x0000,     /* R60  - DAC Side */
-        0x0000,     /* R61 */
-        0x0000,     /* R62 */
-        0x0000,     /* R63 */
-        0x8000,     /* R64  - ADC Control */
-        0x0000,     /* R65 */
-        0x00C0,     /* R66  - ADC Digital Volume L */
-        0x00C0,     /* R67  - ADC Digital Volume R */
-        0x0000,     /* R68  - ADC Divider */
-        0x0000,     /* R69 */
-        0x0040,     /* R70  - ADC LR Rate */
-        0x0000,     /* R71 */
-        0x0303,     /* R72  - Input Control */
-        0x0000,     /* R73  - IN3 Input Control */
-        0x0000,     /* R74  - Mic Bias Control */
-        0x0000,     /* R75 */
-        0x0000,     /* R76  - Output Control */
-        0x0000,     /* R77  - Jack Detect */
-        0x0000,     /* R78  - Anti Pop Control */
-        0x0000,     /* R79 */
-        0x0040,     /* R80  - Left Input Volume */
-        0x0040,     /* R81  - Right Input Volume */
-        0x0000,     /* R82 */
-        0x0000,     /* R83 */
-        0x0000,     /* R84 */
-        0x0000,     /* R85 */
-        0x0000,     /* R86 */
-        0x0000,     /* R87 */
-        0x0800,     /* R88  - Left Mixer Control */
-        0x1000,     /* R89  - Right Mixer Control */
-        0x0000,     /* R90 */
-        0x0000,     /* R91 */
-        0x0000,     /* R92  - OUT3 Mixer Control */
-        0x0000,     /* R93  - OUT4 Mixer Control */
-        0x0000,     /* R94 */
-        0x0000,     /* R95 */
-        0x0000,     /* R96  - Output Left Mixer Volume */
-        0x0000,     /* R97  - Output Right Mixer Volume */
-        0x0000,     /* R98  - Input Mixer Volume L */
-        0x0000,     /* R99  - Input Mixer Volume R */
-        0x0000,     /* R100 - Input Mixer Volume */
-        0x0000,     /* R101 */
-        0x0000,     /* R102 */
-        0x0000,     /* R103 */
-        0x00E4,     /* R104 - OUT1L Volume */
-        0x00E4,     /* R105 - OUT1R Volume */
-        0x00E4,     /* R106 - OUT2L Volume */
-        0x02E4,     /* R107 - OUT2R Volume */
-        0x0000,     /* R108 */
-        0x0000,     /* R109 */
-        0x0000,     /* R110 */
-        0x0000,     /* R111 - BEEP Volume */
-        0x0A00,     /* R112 - AI Formating */
-        0x0000,     /* R113 - ADC DAC COMP */
-        0x0020,     /* R114 - AI ADC Control */
-        0x0020,     /* R115 - AI DAC Control */
-        0x0000,     /* R116 */
-        0x0000,     /* R117 */
-        0x0000,     /* R118 */
-        0x0000,     /* R119 */
-        0x0000,     /* R120 */
-        0x0000,     /* R121 */
-        0x0000,     /* R122 */
-        0x0000,     /* R123 */
-        0x0000,     /* R124 */
-        0x0000,     /* R125 */
-        0x0000,     /* R126 */
-        0x0000,     /* R127 */
-        0x1FFF,     /* R128 - GPIO Debounce */
-        0x0000,     /* R129 - GPIO Pin pull up Control */
-        0x0000,     /* R130 - GPIO Pull down Control */
-        0x0000,     /* R131 - GPIO Interrupt Mode */
-        0x0000,     /* R132 */
-        0x0000,     /* R133 - GPIO Control */
-        0x0BFB,     /* R134 - GPIO Configuration (i/o) */
-        0x0FFF,     /* R135 - GPIO Pin Polarity / Type */
-        0x0000,     /* R136 */
-        0x0000,     /* R137 */
-        0x0000,     /* R138 */
-        0x0000,     /* R139 */
-        0x0300,     /* R140 - GPIO Function Select 1 */
-        0x0000,     /* R141 - GPIO Function Select 2 */
-        0x2300,     /* R142 - GPIO Function Select 3 */
-        0x0003,     /* R143 - GPIO Function Select 4 */
-        0x0000,     /* R144 - Digitiser Control (1) */
-        0x0002,     /* R145 - Digitiser Control (2) */
-        0x0000,     /* R146 */
-        0x0000,     /* R147 */
-        0x0000,     /* R148 */
-        0x0000,     /* R149 */
-        0x0000,     /* R150 */
-        0x0000,     /* R151 */
-        0x7000,     /* R152 - AUX1 Readback */
-        0x7000,     /* R153 - AUX2 Readback */
-        0x7000,     /* R154 - AUX3 Readback */
-        0x7000,     /* R155 - AUX4 Readback */
-        0x0000,     /* R156 - USB Voltage Readback */
-        0x0000,     /* R157 - LINE Voltage Readback */
-        0x0000,     /* R158 - BATT Voltage Readback */
-        0x0000,     /* R159 - Chip Temp Readback */
-        0x0000,     /* R160 */
-        0x0000,     /* R161 */
-        0x0000,     /* R162 */
-        0x0000,     /* R163 - Generic Comparator Control */
-        0x0000,     /* R164 - Generic comparator 1 */
-        0x0000,     /* R165 - Generic comparator 2 */
-        0x0000,     /* R166 - Generic comparator 3 */
-        0x0000,     /* R167 - Generic comparator 4 */
-        0xA00F,     /* R168 - Battery Charger Control 1 */
-        0x0B06,     /* R169 - Battery Charger Control 2 */
-        0x0000,     /* R170 - Battery Charger Control 3 */
-        0x0000,     /* R171 */
-        0x0000,     /* R172 - Current Sink Driver A */
-        0x0000,     /* R173 - CSA Flash control */
-        0x0000,     /* R174 - Current Sink Driver B */
-        0x0000,     /* R175 - CSB Flash control */
-        0x0000,     /* R176 - DCDC/LDO requested */
-        0x032D,     /* R177 - DCDC Active options */
-        0x0000,     /* R178 - DCDC Sleep options */
-        0x0025,     /* R179 - Power-check comparator */
-        0x0062,     /* R180 - DCDC1 Control */
-        0x0400,     /* R181 - DCDC1 Timeouts */
-        0x1006,     /* R182 - DCDC1 Low Power */
-        0x0018,     /* R183 - DCDC2 Control */
-        0x0000,     /* R184 - DCDC2 Timeouts */
-        0x0000,     /* R185 */
-        0x0006,     /* R186 - DCDC3 Control */
-        0x0800,     /* R187 - DCDC3 Timeouts */
-        0x0006,     /* R188 - DCDC3 Low Power */
-        0x0006,     /* R189 - DCDC4 Control */
-        0x0C00,     /* R190 - DCDC4 Timeouts */
-        0x0006,     /* R191 - DCDC4 Low Power */
-        0x0008,     /* R192 - DCDC5 Control */
-        0x0000,     /* R193 - DCDC5 Timeouts */
-        0x0000,     /* R194 */
-        0x0026,     /* R195 - DCDC6 Control */
-        0x1000,     /* R196 - DCDC6 Timeouts */
-        0x0006,     /* R197 - DCDC6 Low Power */
-        0x0000,     /* R198 */
-        0x0003,     /* R199 - Limit Switch Control */
-        0x0002,     /* R200 - LDO1 Control */
-        0x0000,     /* R201 - LDO1 Timeouts */
-        0x001C,     /* R202 - LDO1 Low Power */
-        0x001A,     /* R203 - LDO2 Control */
-        0x0000,     /* R204 - LDO2 Timeouts */
-        0x001C,     /* R205 - LDO2 Low Power */
-        0x001F,     /* R206 - LDO3 Control */
-        0x0000,     /* R207 - LDO3 Timeouts */
-        0x001C,     /* R208 - LDO3 Low Power */
-        0x001F,     /* R209 - LDO4 Control */
-        0x0000,     /* R210 - LDO4 Timeouts */
-        0x001C,     /* R211 - LDO4 Low Power */
-        0x0000,     /* R212 */
-        0x0000,     /* R213 */
-        0x0000,     /* R214 */
-        0x0000,     /* R215 - VCC_FAULT Masks */
-        0x001F,     /* R216 - Main Bandgap Control */
-        0x0000,     /* R217 - OSC Control */
-        0x9000,     /* R218 - RTC Tick Control */
-        0x0000,     /* R219 - Security1 */
-        0x4000,     /* R220 */
-        0x0000,     /* R221 */
-        0x0000,     /* R222 */
-        0x0000,     /* R223 */
-        0x0000,     /* R224 - Signal overrides */
-        0x0000,     /* R225 - DCDC/LDO status */
-        0x0000,     /* R226 - Charger Overides/status */
-        0x0000,     /* R227 - misc overrides */
-        0x0000,     /* R228 - Supply overrides/status 1 */
-        0x0000,     /* R229 - Supply overrides/status 2 */
-        0xE000,     /* R230 - GPIO Pin Status */
-        0x0000,     /* R231 - comparotor overrides */
-        0x0000,     /* R232 */
-        0x0000,     /* R233 - State Machine status */
-        0x1200,     /* R234 */
-        0x0000,     /* R235 */
-        0x8000,     /* R236 */
-        0x0000,     /* R237 */
-        0x0000,     /* R238 */
-        0x0000,     /* R239 */
-        0x0003,     /* R240 */
-        0x0000,     /* R241 */
-        0x0000,     /* R242 */
-        0x0004,     /* R243 */
-        0x0300,     /* R244 */
-        0x0000,     /* R245 */
-        0x0200,     /* R246 */
-        0x0000,     /* R247 */
-        0x1000,     /* R248 - DCDC1 Test Controls */
-        0x5000,     /* R249 */
-        0x1000,     /* R250 - DCDC3 Test Controls */
-        0x1000,     /* R251 - DCDC4 Test Controls */
-        0x5100,     /* R252 */
-        0x1000,     /* R253 - DCDC6 Test Controls */
-};
-#endif
-
-#ifdef CONFIG_MFD_WM8352_CONFIG_MODE_2
-
-#undef WM8350_HAVE_CONFIG_MODE
-#define WM8350_HAVE_CONFIG_MODE
-
-const u16 wm8352_mode2_defaults[] = {
-        0x6143,     /* R0   - Reset/ID */
-        0x0000,     /* R1   - ID */
-        0x0002,     /* R2   - Revision */
-        0x1C02,     /* R3   - System Control 1 */
-        0x0204,     /* R4   - System Control 2 */
-        0x0000,     /* R5   - System Hibernate */
-        0x8A00,     /* R6   - Interface Control */
-        0x0000,     /* R7 */
-        0x8000,     /* R8   - Power mgmt (1) */
-        0x0000,     /* R9   - Power mgmt (2) */
-        0x0000,     /* R10  - Power mgmt (3) */
-        0x2000,     /* R11  - Power mgmt (4) */
-        0x0E00,     /* R12  - Power mgmt (5) */
-        0x0000,     /* R13  - Power mgmt (6) */
-        0x0000,     /* R14  - Power mgmt (7) */
-        0x0000,     /* R15 */
-        0x0000,     /* R16  - RTC Seconds/Minutes */
-        0x0100,     /* R17  - RTC Hours/Day */
-        0x0101,     /* R18  - RTC Date/Month */
-        0x1400,     /* R19  - RTC Year */
-        0x0000,     /* R20  - Alarm Seconds/Minutes */
-        0x0000,     /* R21  - Alarm Hours/Day */
-        0x0000,     /* R22  - Alarm Date/Month */
-        0x0320,     /* R23  - RTC Time Control */
-        0x0000,     /* R24  - System Interrupts */
-        0x0000,     /* R25  - Interrupt Status 1 */
-        0x0000,     /* R26  - Interrupt Status 2 */
-        0x0000,     /* R27 */
-        0x0000,     /* R28  - Under Voltage Interrupt status */
-        0x0000,     /* R29  - Over Current Interrupt status */
-        0x0000,     /* R30  - GPIO Interrupt Status */
-        0x0000,     /* R31  - Comparator Interrupt Status */
-        0x3FFF,     /* R32  - System Interrupts Mask */
-        0x0000,     /* R33  - Interrupt Status 1 Mask */
-        0x0000,     /* R34  - Interrupt Status 2 Mask */
-        0x0000,     /* R35 */
-        0x0000,     /* R36  - Under Voltage Interrupt status Mask */
-        0x0000,     /* R37  - Over Current Interrupt status Mask */
-        0x0000,     /* R38  - GPIO Interrupt Status Mask */
-        0x0000,     /* R39  - Comparator Interrupt Status Mask */
-        0x0040,     /* R40  - Clock Control 1 */
-        0x0000,     /* R41  - Clock Control 2 */
-        0x3A00,     /* R42  - FLL Control 1 */
-        0x7086,     /* R43  - FLL Control 2 */
-        0xC226,     /* R44  - FLL Control 3 */
-        0x0000,     /* R45  - FLL Control 4 */
-        0x0000,     /* R46 */
-        0x0000,     /* R47 */
-        0x0000,     /* R48  - DAC Control */
-        0x0000,     /* R49 */
-        0x00C0,     /* R50  - DAC Digital Volume L */
-        0x00C0,     /* R51  - DAC Digital Volume R */
-        0x0000,     /* R52 */
-        0x0040,     /* R53  - DAC LR Rate */
-        0x0000,     /* R54  - DAC Clock Control */
-        0x0000,     /* R55 */
-        0x0000,     /* R56 */
-        0x0000,     /* R57 */
-        0x4000,     /* R58  - DAC Mute */
-        0x0000,     /* R59  - DAC Mute Volume */
-        0x0000,     /* R60  - DAC Side */
-        0x0000,     /* R61 */
-        0x0000,     /* R62 */
-        0x0000,     /* R63 */
-        0x8000,     /* R64  - ADC Control */
-        0x0000,     /* R65 */
-        0x00C0,     /* R66  - ADC Digital Volume L */
-        0x00C0,     /* R67  - ADC Digital Volume R */
-        0x0000,     /* R68  - ADC Divider */
-        0x0000,     /* R69 */
-        0x0040,     /* R70  - ADC LR Rate */
-        0x0000,     /* R71 */
-        0x0303,     /* R72  - Input Control */
-        0x0000,     /* R73  - IN3 Input Control */
-        0x0000,     /* R74  - Mic Bias Control */
-        0x0000,     /* R75 */
-        0x0000,     /* R76  - Output Control */
-        0x0000,     /* R77  - Jack Detect */
-        0x0000,     /* R78  - Anti Pop Control */
-        0x0000,     /* R79 */
-        0x0040,     /* R80  - Left Input Volume */
-        0x0040,     /* R81  - Right Input Volume */
-        0x0000,     /* R82 */
-        0x0000,     /* R83 */
-        0x0000,     /* R84 */
-        0x0000,     /* R85 */
-        0x0000,     /* R86 */
-        0x0000,     /* R87 */
-        0x0800,     /* R88  - Left Mixer Control */
-        0x1000,     /* R89  - Right Mixer Control */
-        0x0000,     /* R90 */
-        0x0000,     /* R91 */
-        0x0000,     /* R92  - OUT3 Mixer Control */
-        0x0000,     /* R93  - OUT4 Mixer Control */
-        0x0000,     /* R94 */
-        0x0000,     /* R95 */
-        0x0000,     /* R96  - Output Left Mixer Volume */
-        0x0000,     /* R97  - Output Right Mixer Volume */
-        0x0000,     /* R98  - Input Mixer Volume L */
-        0x0000,     /* R99  - Input Mixer Volume R */
-        0x0000,     /* R100 - Input Mixer Volume */
-        0x0000,     /* R101 */
-        0x0000,     /* R102 */
-        0x0000,     /* R103 */
-        0x00E4,     /* R104 - OUT1L Volume */
-        0x00E4,     /* R105 - OUT1R Volume */
-        0x00E4,     /* R106 - OUT2L Volume */
-        0x02E4,     /* R107 - OUT2R Volume */
-        0x0000,     /* R108 */
-        0x0000,     /* R109 */
-        0x0000,     /* R110 */
-        0x0000,     /* R111 - BEEP Volume */
-        0x0A00,     /* R112 - AI Formating */
-        0x0000,     /* R113 - ADC DAC COMP */
-        0x0020,     /* R114 - AI ADC Control */
-        0x0020,     /* R115 - AI DAC Control */
-        0x0000,     /* R116 */
-        0x0000,     /* R117 */
-        0x0000,     /* R118 */
-        0x0000,     /* R119 */
-        0x0000,     /* R120 */
-        0x0000,     /* R121 */
-        0x0000,     /* R122 */
-        0x0000,     /* R123 */
-        0x0000,     /* R124 */
-        0x0000,     /* R125 */
-        0x0000,     /* R126 */
-        0x0000,     /* R127 */
-        0x1FFF,     /* R128 - GPIO Debounce */
-        0x0000,     /* R129 - GPIO Pin pull up Control */
-        0x0110,     /* R130 - GPIO Pull down Control */
-        0x0000,     /* R131 - GPIO Interrupt Mode */
-        0x0000,     /* R132 */
-        0x0000,     /* R133 - GPIO Control */
-        0x09DA,     /* R134 - GPIO Configuration (i/o) */
-        0x0DD6,     /* R135 - GPIO Pin Polarity / Type */
-        0x0000,     /* R136 */
-        0x0000,     /* R137 */
-        0x0000,     /* R138 */
-        0x0000,     /* R139 */
-        0x1310,     /* R140 - GPIO Function Select 1 */
-        0x0033,     /* R141 - GPIO Function Select 2 */
-        0x2000,     /* R142 - GPIO Function Select 3 */
-        0x0000,     /* R143 - GPIO Function Select 4 */
-        0x0000,     /* R144 - Digitiser Control (1) */
-        0x0002,     /* R145 - Digitiser Control (2) */
-        0x0000,     /* R146 */
-        0x0000,     /* R147 */
-        0x0000,     /* R148 */
-        0x0000,     /* R149 */
-        0x0000,     /* R150 */
-        0x0000,     /* R151 */
-        0x7000,     /* R152 - AUX1 Readback */
-        0x7000,     /* R153 - AUX2 Readback */
-        0x7000,     /* R154 - AUX3 Readback */
-        0x7000,     /* R155 - AUX4 Readback */
-        0x0000,     /* R156 - USB Voltage Readback */
-        0x0000,     /* R157 - LINE Voltage Readback */
-        0x0000,     /* R158 - BATT Voltage Readback */
-        0x0000,     /* R159 - Chip Temp Readback */
-        0x0000,     /* R160 */
-        0x0000,     /* R161 */
-        0x0000,     /* R162 */
-        0x0000,     /* R163 - Generic Comparator Control */
-        0x0000,     /* R164 - Generic comparator 1 */
-        0x0000,     /* R165 - Generic comparator 2 */
-        0x0000,     /* R166 - Generic comparator 3 */
-        0x0000,     /* R167 - Generic comparator 4 */
-        0xA00F,     /* R168 - Battery Charger Control 1 */
-        0x0B06,     /* R169 - Battery Charger Control 2 */
-        0x0000,     /* R170 - Battery Charger Control 3 */
-        0x0000,     /* R171 */
-        0x0000,     /* R172 - Current Sink Driver A */
-        0x0000,     /* R173 - CSA Flash control */
-        0x0000,     /* R174 - Current Sink Driver B */
-        0x0000,     /* R175 - CSB Flash control */
-        0x0000,     /* R176 - DCDC/LDO requested */
-        0x032D,     /* R177 - DCDC Active options */
-        0x0000,     /* R178 - DCDC Sleep options */
-        0x0025,     /* R179 - Power-check comparator */
-        0x000E,     /* R180 - DCDC1 Control */
-        0x0800,     /* R181 - DCDC1 Timeouts */
-        0x1006,     /* R182 - DCDC1 Low Power */
-        0x0018,     /* R183 - DCDC2 Control */
-        0x0000,     /* R184 - DCDC2 Timeouts */
-        0x0000,     /* R185 */
-        0x0056,     /* R186 - DCDC3 Control */
-        0x1800,     /* R187 - DCDC3 Timeouts */
-        0x0006,     /* R188 - DCDC3 Low Power */
-        0x000E,     /* R189 - DCDC4 Control */
-        0x1000,     /* R190 - DCDC4 Timeouts */
-        0x0006,     /* R191 - DCDC4 Low Power */
-        0x0008,     /* R192 - DCDC5 Control */
-        0x0000,     /* R193 - DCDC5 Timeouts */
-        0x0000,     /* R194 */
-        0x0026,     /* R195 - DCDC6 Control */
-        0x0C00,     /* R196 - DCDC6 Timeouts */
-        0x0006,     /* R197 - DCDC6 Low Power */
-        0x0000,     /* R198 */
-        0x0003,     /* R199 - Limit Switch Control */
-        0x001C,     /* R200 - LDO1 Control */
-        0x0000,     /* R201 - LDO1 Timeouts */
-        0x001C,     /* R202 - LDO1 Low Power */
-        0x0006,     /* R203 - LDO2 Control */
-        0x0400,     /* R204 - LDO2 Timeouts */
-        0x001C,     /* R205 - LDO2 Low Power */
-        0x001C,     /* R206 - LDO3 Control */
-        0x1400,     /* R207 - LDO3 Timeouts */
-        0x001C,     /* R208 - LDO3 Low Power */
-        0x001A,     /* R209 - LDO4 Control */
-        0x0000,     /* R210 - LDO4 Timeouts */
-        0x001C,     /* R211 - LDO4 Low Power */
-        0x0000,     /* R212 */
-        0x0000,     /* R213 */
-        0x0000,     /* R214 */
-        0x0000,     /* R215 - VCC_FAULT Masks */
-        0x001F,     /* R216 - Main Bandgap Control */
-        0x0000,     /* R217 - OSC Control */
-        0x9000,     /* R218 - RTC Tick Control */
-        0x0000,     /* R219 - Security1 */
-        0x4000,     /* R220 */
-        0x0000,     /* R221 */
-        0x0000,     /* R222 */
-        0x0000,     /* R223 */
-        0x0000,     /* R224 - Signal overrides */
-        0x0000,     /* R225 - DCDC/LDO status */
-        0x0000,     /* R226 - Charger Overides/status */
-        0x0000,     /* R227 - misc overrides */
-        0x0000,     /* R228 - Supply overrides/status 1 */
-        0x0000,     /* R229 - Supply overrides/status 2 */
-        0xE000,     /* R230 - GPIO Pin Status */
-        0x0000,     /* R231 - comparotor overrides */
-        0x0000,     /* R232 */
-        0x0000,     /* R233 - State Machine status */
-        0x1200,     /* R234 */
-        0x0000,     /* R235 */
-        0x8000,     /* R236 */
-        0x0000,     /* R237 */
-        0x0000,     /* R238 */
-        0x0000,     /* R239 */
-        0x0003,     /* R240 */
-        0x0000,     /* R241 */
-        0x0000,     /* R242 */
-        0x0004,     /* R243 */
-        0x0300,     /* R244 */
-        0x0000,     /* R245 */
-        0x0200,     /* R246 */
-        0x0000,     /* R247 */
-        0x1000,     /* R248 - DCDC1 Test Controls */
-        0x5000,     /* R249 */
-        0x1000,     /* R250 - DCDC3 Test Controls */
-        0x1000,     /* R251 - DCDC4 Test Controls */
-        0x5100,     /* R252 */
-        0x1000,     /* R253 - DCDC6 Test Controls */
-};
-#endif
-
-#ifdef CONFIG_MFD_WM8352_CONFIG_MODE_3
-
-#undef WM8350_HAVE_CONFIG_MODE
-#define WM8350_HAVE_CONFIG_MODE
-
-const u16 wm8352_mode3_defaults[] = {
-        0x6143,     /* R0   - Reset/ID */
-        0x0000,     /* R1   - ID */
-        0x0002,     /* R2   - Revision */
-        0x1C02,     /* R3   - System Control 1 */
-        0x0204,     /* R4   - System Control 2 */
-        0x0000,     /* R5   - System Hibernate */
-        0x8A00,     /* R6   - Interface Control */
-        0x0000,     /* R7 */
-        0x8000,     /* R8   - Power mgmt (1) */
-        0x0000,     /* R9   - Power mgmt (2) */
-        0x0000,     /* R10  - Power mgmt (3) */
-        0x2000,     /* R11  - Power mgmt (4) */
-        0x0E00,     /* R12  - Power mgmt (5) */
-        0x0000,     /* R13  - Power mgmt (6) */
-        0x0000,     /* R14  - Power mgmt (7) */
-        0x0000,     /* R15 */
-        0x0000,     /* R16  - RTC Seconds/Minutes */
-        0x0100,     /* R17  - RTC Hours/Day */
-        0x0101,     /* R18  - RTC Date/Month */
-        0x1400,     /* R19  - RTC Year */
-        0x0000,     /* R20  - Alarm Seconds/Minutes */
-        0x0000,     /* R21  - Alarm Hours/Day */
-        0x0000,     /* R22  - Alarm Date/Month */
-        0x0320,     /* R23  - RTC Time Control */
-        0x0000,     /* R24  - System Interrupts */
-        0x0000,     /* R25  - Interrupt Status 1 */
-        0x0000,     /* R26  - Interrupt Status 2 */
-        0x0000,     /* R27 */
-        0x0000,     /* R28  - Under Voltage Interrupt status */
-        0x0000,     /* R29  - Over Current Interrupt status */
-        0x0000,     /* R30  - GPIO Interrupt Status */
-        0x0000,     /* R31  - Comparator Interrupt Status */
-        0x3FFF,     /* R32  - System Interrupts Mask */
-        0x0000,     /* R33  - Interrupt Status 1 Mask */
-        0x0000,     /* R34  - Interrupt Status 2 Mask */
-        0x0000,     /* R35 */
-        0x0000,     /* R36  - Under Voltage Interrupt status Mask */
-        0x0000,     /* R37  - Over Current Interrupt status Mask */
-        0x0000,     /* R38  - GPIO Interrupt Status Mask */
-        0x0000,     /* R39  - Comparator Interrupt Status Mask */
-        0x0040,     /* R40  - Clock Control 1 */
-        0x0000,     /* R41  - Clock Control 2 */
-        0x3A00,     /* R42  - FLL Control 1 */
-        0x7086,     /* R43  - FLL Control 2 */
-        0xC226,     /* R44  - FLL Control 3 */
-        0x0000,     /* R45  - FLL Control 4 */
-        0x0000,     /* R46 */
-        0x0000,     /* R47 */
-        0x0000,     /* R48  - DAC Control */
-        0x0000,     /* R49 */
-        0x00C0,     /* R50  - DAC Digital Volume L */
-        0x00C0,     /* R51  - DAC Digital Volume R */
-        0x0000,     /* R52 */
-        0x0040,     /* R53  - DAC LR Rate */
-        0x0000,     /* R54  - DAC Clock Control */
-        0x0000,     /* R55 */
-        0x0000,     /* R56 */
-        0x0000,     /* R57 */
-        0x4000,     /* R58  - DAC Mute */
-        0x0000,     /* R59  - DAC Mute Volume */
-        0x0000,     /* R60  - DAC Side */
-        0x0000,     /* R61 */
-        0x0000,     /* R62 */
-        0x0000,     /* R63 */
-        0x8000,     /* R64  - ADC Control */
-        0x0000,     /* R65 */
-        0x00C0,     /* R66  - ADC Digital Volume L */
-        0x00C0,     /* R67  - ADC Digital Volume R */
-        0x0000,     /* R68  - ADC Divider */
-        0x0000,     /* R69 */
-        0x0040,     /* R70  - ADC LR Rate */
-        0x0000,     /* R71 */
-        0x0303,     /* R72  - Input Control */
-        0x0000,     /* R73  - IN3 Input Control */
-        0x0000,     /* R74  - Mic Bias Control */
-        0x0000,     /* R75 */
-        0x0000,     /* R76  - Output Control */
-        0x0000,     /* R77  - Jack Detect */
-        0x0000,     /* R78  - Anti Pop Control */
-        0x0000,     /* R79 */
-        0x0040,     /* R80  - Left Input Volume */
-        0x0040,     /* R81  - Right Input Volume */
-        0x0000,     /* R82 */
-        0x0000,     /* R83 */
-        0x0000,     /* R84 */
-        0x0000,     /* R85 */
-        0x0000,     /* R86 */
-        0x0000,     /* R87 */
-        0x0800,     /* R88  - Left Mixer Control */
-        0x1000,     /* R89  - Right Mixer Control */
-        0x0000,     /* R90 */
-        0x0000,     /* R91 */
-        0x0000,     /* R92  - OUT3 Mixer Control */
-        0x0000,     /* R93  - OUT4 Mixer Control */
-        0x0000,     /* R94 */
-        0x0000,     /* R95 */
-        0x0000,     /* R96  - Output Left Mixer Volume */
-        0x0000,     /* R97  - Output Right Mixer Volume */
-        0x0000,     /* R98  - Input Mixer Volume L */
-        0x0000,     /* R99  - Input Mixer Volume R */
-        0x0000,     /* R100 - Input Mixer Volume */
-        0x0000,     /* R101 */
-        0x0000,     /* R102 */
-        0x0000,     /* R103 */
-        0x00E4,     /* R104 - OUT1L Volume */
-        0x00E4,     /* R105 - OUT1R Volume */
-        0x00E4,     /* R106 - OUT2L Volume */
-        0x02E4,     /* R107 - OUT2R Volume */
-        0x0000,     /* R108 */
-        0x0000,     /* R109 */
-        0x0000,     /* R110 */
-        0x0000,     /* R111 - BEEP Volume */
-        0x0A00,     /* R112 - AI Formating */
-        0x0000,     /* R113 - ADC DAC COMP */
-        0x0020,     /* R114 - AI ADC Control */
-        0x0020,     /* R115 - AI DAC Control */
-        0x0000,     /* R116 */
-        0x0000,     /* R117 */
-        0x0000,     /* R118 */
-        0x0000,     /* R119 */
-        0x0000,     /* R120 */
-        0x0000,     /* R121 */
-        0x0000,     /* R122 */
-        0x0000,     /* R123 */
-        0x0000,     /* R124 */
-        0x0000,     /* R125 */
-        0x0000,     /* R126 */
-        0x0000,     /* R127 */
-        0x1FFF,     /* R128 - GPIO Debounce */
-        0x0010,     /* R129 - GPIO Pin pull up Control */
-        0x0000,     /* R130 - GPIO Pull down Control */
-        0x0000,     /* R131 - GPIO Interrupt Mode */
-        0x0000,     /* R132 */
-        0x0000,     /* R133 - GPIO Control */
-        0x0BFB,     /* R134 - GPIO Configuration (i/o) */
-        0x0FFD,     /* R135 - GPIO Pin Polarity / Type */
-        0x0000,     /* R136 */
-        0x0000,     /* R137 */
-        0x0000,     /* R138 */
-        0x0000,     /* R139 */
-        0x0310,     /* R140 - GPIO Function Select 1 */
-        0x0001,     /* R141 - GPIO Function Select 2 */
-        0x2300,     /* R142 - GPIO Function Select 3 */
-        0x0003,     /* R143 - GPIO Function Select 4 */
-        0x0000,     /* R144 - Digitiser Control (1) */
-        0x0002,     /* R145 - Digitiser Control (2) */
-        0x0000,     /* R146 */
-        0x0000,     /* R147 */
-        0x0000,     /* R148 */
-        0x0000,     /* R149 */
-        0x0000,     /* R150 */
-        0x0000,     /* R151 */
-        0x7000,     /* R152 - AUX1 Readback */
-        0x7000,     /* R153 - AUX2 Readback */
-        0x7000,     /* R154 - AUX3 Readback */
-        0x7000,     /* R155 - AUX4 Readback */
-        0x0000,     /* R156 - USB Voltage Readback */
-        0x0000,     /* R157 - LINE Voltage Readback */
-        0x0000,     /* R158 - BATT Voltage Readback */
-        0x0000,     /* R159 - Chip Temp Readback */
-        0x0000,     /* R160 */
-        0x0000,     /* R161 */
-        0x0000,     /* R162 */
-        0x0000,     /* R163 - Generic Comparator Control */
-        0x0000,     /* R164 - Generic comparator 1 */
-        0x0000,     /* R165 - Generic comparator 2 */
-        0x0000,     /* R166 - Generic comparator 3 */
-        0x0000,     /* R167 - Generic comparator 4 */
-        0xA00F,     /* R168 - Battery Charger Control 1 */
-        0x0B06,     /* R169 - Battery Charger Control 2 */
-        0x0000,     /* R170 - Battery Charger Control 3 */
-        0x0000,     /* R171 */
-        0x0000,     /* R172 - Current Sink Driver A */
-        0x0000,     /* R173 - CSA Flash control */
-        0x0000,     /* R174 - Current Sink Driver B */
-        0x0000,     /* R175 - CSB Flash control */
-        0x0000,     /* R176 - DCDC/LDO requested */
-        0x032D,     /* R177 - DCDC Active options */
-        0x0000,     /* R178 - DCDC Sleep options */
-        0x0025,     /* R179 - Power-check comparator */
-        0x0006,     /* R180 - DCDC1 Control */
-        0x0400,     /* R181 - DCDC1 Timeouts */
-        0x1006,     /* R182 - DCDC1 Low Power */
-        0x0018,     /* R183 - DCDC2 Control */
-        0x0000,     /* R184 - DCDC2 Timeouts */
-        0x0000,     /* R185 */
-        0x0050,     /* R186 - DCDC3 Control */
-        0x0C00,     /* R187 - DCDC3 Timeouts */
-        0x0006,     /* R188 - DCDC3 Low Power */
-        0x000E,     /* R189 - DCDC4 Control */
-        0x0400,     /* R190 - DCDC4 Timeouts */
-        0x0006,     /* R191 - DCDC4 Low Power */
-        0x0008,     /* R192 - DCDC5 Control */
-        0x0000,     /* R193 - DCDC5 Timeouts */
-        0x0000,     /* R194 */
-        0x0029,     /* R195 - DCDC6 Control */
-        0x0800,     /* R196 - DCDC6 Timeouts */
-        0x0006,     /* R197 - DCDC6 Low Power */
-        0x0000,     /* R198 */
-        0x0003,     /* R199 - Limit Switch Control */
-        0x001D,     /* R200 - LDO1 Control */
-        0x1000,     /* R201 - LDO1 Timeouts */
-        0x001C,     /* R202 - LDO1 Low Power */
-        0x0017,     /* R203 - LDO2 Control */
-        0x1000,     /* R204 - LDO2 Timeouts */
-        0x001C,     /* R205 - LDO2 Low Power */
-        0x0006,     /* R206 - LDO3 Control */
-        0x1000,     /* R207 - LDO3 Timeouts */
-        0x001C,     /* R208 - LDO3 Low Power */
-        0x0010,     /* R209 - LDO4 Control */
-        0x1000,     /* R210 - LDO4 Timeouts */
-        0x001C,     /* R211 - LDO4 Low Power */
-        0x0000,     /* R212 */
-        0x0000,     /* R213 */
-        0x0000,     /* R214 */
-        0x0000,     /* R215 - VCC_FAULT Masks */
-        0x001F,     /* R216 - Main Bandgap Control */
-        0x0000,     /* R217 - OSC Control */
-        0x9000,     /* R218 - RTC Tick Control */
-        0x0000,     /* R219 - Security1 */
-        0x4000,     /* R220 */
-        0x0000,     /* R221 */
-        0x0000,     /* R222 */
-        0x0000,     /* R223 */
-        0x0000,     /* R224 - Signal overrides */
-        0x0000,     /* R225 - DCDC/LDO status */
-        0x0000,     /* R226 - Charger Overides/status */
-        0x0000,     /* R227 - misc overrides */
-        0x0000,     /* R228 - Supply overrides/status 1 */
-        0x0000,     /* R229 - Supply overrides/status 2 */
-        0xE000,     /* R230 - GPIO Pin Status */
-        0x0000,     /* R231 - comparotor overrides */
-        0x0000,     /* R232 */
-        0x0000,     /* R233 - State Machine status */
-        0x1200,     /* R234 */
-        0x0000,     /* R235 */
-        0x8000,     /* R236 */
-        0x0000,     /* R237 */
-        0x0000,     /* R238 */
-        0x0000,     /* R239 */
-        0x0003,     /* R240 */
-        0x0000,     /* R241 */
-        0x0000,     /* R242 */
-        0x0004,     /* R243 */
-        0x0300,     /* R244 */
-        0x0000,     /* R245 */
-        0x0200,     /* R246 */
-        0x0000,     /* R247 */
-        0x1000,     /* R248 - DCDC1 Test Controls */
-        0x5000,     /* R249 */
-        0x1000,     /* R250 - DCDC3 Test Controls */
-        0x1000,     /* R251 - DCDC4 Test Controls */
-        0x5100,     /* R252 */
-        0x1000,     /* R253 - DCDC6 Test Controls */
-};
-#endif
-
 /*
  * Access masks.
  */
 
-const struct wm8350_reg_access wm8350_reg_io_map[] = {
+static const struct wm8350_reg_access {
+        u16 readable;           /* Mask of readable bits */
+        u16 writable;           /* Mask of writable bits */
+        u16 vol;                /* Mask of volatile bits */
+} wm8350_reg_io_map[] = {
         /*  read    write volatile */
-        { 0xFFFF, 0xFFFF, 0xFFFF }, /* R0   - Reset/ID */
-        { 0x7CFF, 0x0C00, 0x7FFF }, /* R1   - ID */
+        { 0xFFFF, 0xFFFF, 0x0000 }, /* R0   - Reset/ID */
+        { 0x7CFF, 0x0C00, 0x0000 }, /* R1   - ID */
         { 0x007F, 0x0000, 0x0000 }, /* R2   - ROM Mask ID */
         { 0xBE3B, 0xBE3B, 0x8000 }, /* R3   - System Control 1 */
         { 0xFEF7, 0xFEF7, 0xF800 }, /* R4   - System Control 2 */
@@ -3433,3 +281,59 @@ const struct wm8350_reg_access wm8350_reg_io_map[] = {
         { 0x0000, 0x0000, 0x0000 }, /* R254 */
         { 0x0000, 0x0000, 0x0000 }, /* R255 */
 };
+
+static bool wm8350_readable(struct device *dev, unsigned int reg)
+{
+        return wm8350_reg_io_map[reg].readable;
+}
+
+static bool wm8350_writeable(struct device *dev, unsigned int reg)
+{
+        struct wm8350 *wm8350 = dev_get_drvdata(dev);
+
+        if (!wm8350->unlocked) {
+                if ((reg >= WM8350_GPIO_FUNCTION_SELECT_1 &&
+                     reg <= WM8350_GPIO_FUNCTION_SELECT_4) ||
+                    (reg >= WM8350_BATTERY_CHARGER_CONTROL_1 &&
+                     reg <= WM8350_BATTERY_CHARGER_CONTROL_3))
+                        return false;
+        }
+
+        return wm8350_reg_io_map[reg].writable;
+}
+
+static bool wm8350_volatile(struct device *dev, unsigned int reg)
+{
+        return wm8350_reg_io_map[reg].vol;
+}
+
+static bool wm8350_precious(struct device *dev, unsigned int reg)
+{
+        switch (reg) {
+        case WM8350_SYSTEM_INTERRUPTS:
+        case WM8350_INT_STATUS_1:
+        case WM8350_INT_STATUS_2:
+        case WM8350_POWER_UP_INT_STATUS:
+        case WM8350_UNDER_VOLTAGE_INT_STATUS:
+        case WM8350_OVER_CURRENT_INT_STATUS:
+        case WM8350_GPIO_INT_STATUS:
+        case WM8350_COMPARATOR_INT_STATUS:
+                return true;
+
+        default:
+                return false;
+        }
+}
+
+const struct regmap_config wm8350_regmap = {
+        .reg_bits = 8,
+        .val_bits = 16,
+
+        .cache_type = REGCACHE_RBTREE,
+
+        .max_register = WM8350_MAX_REGISTER,
+        .readable_reg = wm8350_readable,
+        .writeable_reg = wm8350_writeable,
+        .volatile_reg = wm8350_volatile,
+        .precious_reg = wm8350_precious,
+};
diff --git a/drivers/mfd/wm8994-core.c b/drivers/mfd/wm8994-core.c
index 1e321d349777..eec74aa55fdf 100644
--- a/drivers/mfd/wm8994-core.c
+++ b/drivers/mfd/wm8994-core.c
@@ -283,9 +283,24 @@ static int wm8994_suspend(struct device *dev)
         wm8994_reg_write(wm8994, WM8994_SOFTWARE_RESET,
                          wm8994_reg_read(wm8994, WM8994_SOFTWARE_RESET));
 
-        regcache_cache_only(wm8994->regmap, true);
         regcache_mark_dirty(wm8994->regmap);
 
+        /* Restore GPIO registers to prevent problems with mismatched
+         * pin configurations.
+         */
+        ret = regcache_sync_region(wm8994->regmap, WM8994_GPIO_1,
+                                   WM8994_GPIO_11);
+        if (ret != 0)
+                dev_err(dev, "Failed to restore GPIO registers: %d\n", ret);
+
+        /* In case one of the GPIOs is used as a wake input. */
+        ret = regcache_sync_region(wm8994->regmap,
+                                   WM8994_INTERRUPT_STATUS_1_MASK,
+                                   WM8994_INTERRUPT_STATUS_1_MASK);
+        if (ret != 0)
+                dev_err(dev, "Failed to restore interrupt mask: %d\n", ret);
+
+        regcache_cache_only(wm8994->regmap, true);
         wm8994->suspended = true;
 
         ret = regulator_bulk_disable(wm8994->num_supplies,
diff --git a/drivers/mfd/wm8994-irq.c b/drivers/mfd/wm8994-irq.c
index f1837f669755..0aac4aff17a5 100644
--- a/drivers/mfd/wm8994-irq.c
+++ b/drivers/mfd/wm8994-irq.c
@@ -21,6 +21,7 @@
 #include <linux/regmap.h>
 
 #include <linux/mfd/wm8994/core.h>
+#include <linux/mfd/wm8994/pdata.h>
 #include <linux/mfd/wm8994/registers.h>
 
 #include <linux/delay.h>
@@ -139,6 +140,8 @@ static struct regmap_irq_chip wm8994_irq_chip = {
 int wm8994_irq_init(struct wm8994 *wm8994)
 {
         int ret;
+        unsigned long irqflags;
+        struct wm8994_pdata *pdata = wm8994->dev->platform_data;
 
         if (!wm8994->irq) {
                 dev_warn(wm8994->dev,
@@ -147,8 +150,13 @@ int wm8994_irq_init(struct wm8994 *wm8994)
                 return 0;
         }
 
+        /* select user or default irq flags */
+        irqflags = IRQF_TRIGGER_HIGH | IRQF_ONESHOT;
+        if (pdata->irq_flags)
+                irqflags = pdata->irq_flags;
+
         ret = regmap_add_irq_chip(wm8994->regmap, wm8994->irq,
-                                  IRQF_TRIGGER_HIGH | IRQF_ONESHOT,
+                                  irqflags,
                                   wm8994->irq_base, &wm8994_irq_chip,
                                   &wm8994->irq_data);
         if (ret != 0) {
diff --git a/drivers/misc/ab8500-pwm.c b/drivers/misc/ab8500-pwm.c
index 042a8fe4efaa..d7a9aa14e5d5 100644
--- a/drivers/misc/ab8500-pwm.c
+++ b/drivers/misc/ab8500-pwm.c
@@ -142,16 +142,10 @@ static int __devexit ab8500_pwm_remove(struct platform_device *pdev)
         return 0;
 }
 
-static const struct of_device_id ab8500_pwm_match[] = {
-        { .compatible = "stericsson,ab8500-pwm", },
-        {}
-};
-
 static struct platform_driver ab8500_pwm_driver = {
         .driver = {
                 .name = "ab8500-pwm",
                 .owner = THIS_MODULE,
-                .of_match_table = ab8500_pwm_match,
         },
         .probe = ab8500_pwm_probe,
         .remove = __devexit_p(ab8500_pwm_remove),
diff --git a/drivers/regulator/Kconfig b/drivers/regulator/Kconfig
index f34c3be6c9fe..4e932cc695e9 100644
--- a/drivers/regulator/Kconfig
+++ b/drivers/regulator/Kconfig
@@ -272,7 +272,7 @@ config REGULATOR_S2MPS11
 
 config REGULATOR_S5M8767
         tristate "Samsung S5M8767A voltage regulator"
-        depends on MFD_S5M_CORE
+        depends on MFD_SEC_CORE
         help
          This driver supports a Samsung S5M8767A voltage output regulator
          via I2C bus. S5M8767A have 9 Bucks and 28 LDOs output and
diff --git a/drivers/regulator/ab8500.c b/drivers/regulator/ab8500.c
index 13d424fc1c14..10f2f4d4d190 100644
--- a/drivers/regulator/ab8500.c
+++ b/drivers/regulator/ab8500.c
@@ -848,18 +848,12 @@ static __devexit int ab8500_regulator_remove(struct platform_device *pdev)
         return 0;
 }
 
-static const struct of_device_id ab8500_regulator_match[] = {
-        { .compatible = "stericsson,ab8500-regulator", },
-        {}
-};
-
 static struct platform_driver ab8500_regulator_driver = {
         .probe = ab8500_regulator_probe,
         .remove = __devexit_p(ab8500_regulator_remove),
         .driver         = {
                 .name   = "ab8500-regulator",
                 .owner  = THIS_MODULE,
-                .of_match_table = ab8500_regulator_match,
         },
 };
 
diff --git a/drivers/regulator/db8500-prcmu.c b/drivers/regulator/db8500-prcmu.c
index 9dbb491b6efa..359f8d18fc3f 100644
--- a/drivers/regulator/db8500-prcmu.c
+++ b/drivers/regulator/db8500-prcmu.c
@@ -547,16 +547,10 @@ static int __exit db8500_regulator_remove(struct platform_device *pdev)
         return 0;
 }
 
-static const struct of_device_id db8500_prcmu_regulator_match[] = {
-        { .compatible = "stericsson,db8500-prcmu-regulator", },
-        {}
-};
-
 static struct platform_driver db8500_regulator_driver = {
         .driver = {
                 .name = "db8500-prcmu-regulators",
                 .owner = THIS_MODULE,
-                .of_match_table = db8500_prcmu_regulator_match,
         },
         .probe = db8500_regulator_probe,
         .remove = __exit_p(db8500_regulator_remove),
diff --git a/drivers/regulator/s5m8767.c b/drivers/regulator/s5m8767.c
index 102287fa7ecb..5a0d18a7aa2a 100644
--- a/drivers/regulator/s5m8767.c
+++ b/drivers/regulator/s5m8767.c
@@ -19,15 +19,15 @@
 #include <linux/platform_device.h>
 #include <linux/regulator/driver.h>
 #include <linux/regulator/machine.h>
-#include <linux/mfd/s5m87xx/s5m-core.h>
-#include <linux/mfd/s5m87xx/s5m-pmic.h>
+#include <linux/mfd/samsung/core.h>
+#include <linux/mfd/samsung/s5m8767.h>
 
 struct s5m8767_info {
         struct device *dev;
-        struct s5m87xx_dev *iodev;
+        struct sec_pmic_dev *iodev;
         int num_regulators;
         struct regulator_dev **rdev;
-        struct s5m_opmode_data *opmode;
+        struct sec_opmode_data *opmode;
 
         int ramp_delay;
         bool buck2_ramp;
@@ -45,43 +45,43 @@ struct s5m8767_info {
         int buck_gpioindex;
 };
 
-struct s5m_voltage_desc {
+struct sec_voltage_desc {
         int max;
         int min;
         int step;
 };
 
-static const struct s5m_voltage_desc buck_voltage_val1 = {
+static const struct sec_voltage_desc buck_voltage_val1 = {
         .max = 2225000,
         .min =  650000,
         .step =   6250,
 };
 
-static const struct s5m_voltage_desc buck_voltage_val2 = {
+static const struct sec_voltage_desc buck_voltage_val2 = {
         .max = 1600000,
         .min =  600000,
         .step =   6250,
 };
 
-static const struct s5m_voltage_desc buck_voltage_val3 = {
+static const struct sec_voltage_desc buck_voltage_val3 = {
         .max = 3000000,
         .min =  750000,
         .step =  12500,
 };
 
-static const struct s5m_voltage_desc ldo_voltage_val1 = {
+static const struct sec_voltage_desc ldo_voltage_val1 = {
         .max = 3950000,
         .min =  800000,
         .step =  50000,
 };
 
-static const struct s5m_voltage_desc ldo_voltage_val2 = {
+static const struct sec_voltage_desc ldo_voltage_val2 = {
         .max = 2375000,
         .min =  800000,
         .step =  25000,
 };
 
-static const struct s5m_voltage_desc *reg_voltage_map[] = {
+static const struct sec_voltage_desc *reg_voltage_map[] = {
         [S5M8767_LDO1] = &ldo_voltage_val2,
         [S5M8767_LDO2] = &ldo_voltage_val2,
         [S5M8767_LDO3] = &ldo_voltage_val1,
@@ -213,7 +213,7 @@ static int s5m8767_reg_is_enabled(struct regulator_dev *rdev)
         else if (ret)
                 return ret;
 
-        ret = s5m_reg_read(s5m8767->iodev, reg, &val);
+        ret = sec_reg_read(s5m8767->iodev, reg, &val);
         if (ret)
                 return ret;
 
@@ -230,7 +230,7 @@ static int s5m8767_reg_enable(struct regulator_dev *rdev)
         if (ret)
                 return ret;
 
-        return s5m_reg_update(s5m8767->iodev, reg, enable_ctrl, mask);
+        return sec_reg_update(s5m8767->iodev, reg, enable_ctrl, mask);
 }
 
 static int s5m8767_reg_disable(struct regulator_dev *rdev)
@@ -243,7 +243,7 @@ static int s5m8767_reg_disable(struct regulator_dev *rdev)
         if (ret)
                 return ret;
 
-        return s5m_reg_update(s5m8767->iodev, reg, ~mask, mask);
+        return sec_reg_update(s5m8767->iodev, reg, ~mask, mask);
 }
 
 static int s5m8767_get_voltage_register(struct regulator_dev *rdev, int *_reg)
@@ -305,7 +305,7 @@ static int s5m8767_get_voltage_sel(struct regulator_dev *rdev)
 
         mask = (reg_id < S5M8767_BUCK1) ? 0x3f : 0xff;
 
-        ret = s5m_reg_read(s5m8767->iodev, reg, &val);
+        ret = sec_reg_read(s5m8767->iodev, reg, &val);
         if (ret)
                 return ret;
 
@@ -315,7 +315,7 @@ static int s5m8767_get_voltage_sel(struct regulator_dev *rdev)
 }
 
 static int s5m8767_convert_voltage_to_sel(
-                const struct s5m_voltage_desc *desc,
+                const struct sec_voltage_desc *desc,
                 int min_vol, int max_vol)
 {
         int selector = 0;
@@ -407,7 +407,7 @@ static int s5m8767_set_voltage_sel(struct regulator_dev *rdev,
                 if (ret)
                         return ret;
 
-                return s5m_reg_update(s5m8767->iodev, reg, selector, mask);
+                return sec_reg_update(s5m8767->iodev, reg, selector, mask);
         }
 }
 
@@ -416,7 +416,7 @@ static int s5m8767_set_voltage_time_sel(struct regulator_dev *rdev,
                                              unsigned int new_sel)
 {
         struct s5m8767_info *s5m8767 = rdev_get_drvdata(rdev);
-        const struct s5m_voltage_desc *desc;
+        const struct sec_voltage_desc *desc;
         int reg_id = rdev_get_id(rdev);
 
         desc = reg_voltage_map[reg_id];
@@ -501,8 +501,8 @@ static struct regulator_desc regulators[] = {
 
 static __devinit int s5m8767_pmic_probe(struct platform_device *pdev)
 {
-        struct s5m87xx_dev *iodev = dev_get_drvdata(pdev->dev.parent);
-        struct s5m_platform_data *pdata = dev_get_platdata(iodev->dev);
+        struct sec_pmic_dev *iodev = dev_get_drvdata(pdev->dev.parent);
+        struct sec_platform_data *pdata = dev_get_platdata(iodev->dev);
         struct regulator_config config = { };
         struct regulator_dev **rdev;
         struct s5m8767_info *s5m8767;
@@ -671,13 +671,13 @@ static __devinit int s5m8767_pmic_probe(struct platform_device *pdev)
 
         if (pdata->buck2_gpiodvs || pdata->buck3_gpiodvs ||
            pdata->buck4_gpiodvs) {
-                s5m_reg_update(s5m8767->iodev, S5M8767_REG_BUCK2CTRL,
+                sec_reg_update(s5m8767->iodev, S5M8767_REG_BUCK2CTRL,
                                 (pdata->buck2_gpiodvs) ? (1 << 1) : (0 << 1),
                                 1 << 1);
-                s5m_reg_update(s5m8767->iodev, S5M8767_REG_BUCK3CTRL,
+                sec_reg_update(s5m8767->iodev, S5M8767_REG_BUCK3CTRL,
                                 (pdata->buck3_gpiodvs) ? (1 << 1) : (0 << 1),
                                 1 << 1);
-                s5m_reg_update(s5m8767->iodev, S5M8767_REG_BUCK4CTRL,
+                sec_reg_update(s5m8767->iodev, S5M8767_REG_BUCK4CTRL,
                                 (pdata->buck4_gpiodvs) ? (1 << 1) : (0 << 1),
                                 1 << 1);
         }
@@ -685,61 +685,61 @@ static __devinit int s5m8767_pmic_probe(struct platform_device *pdev)
         /* Initialize GPIO DVS registers */
         for (i = 0; i < 8; i++) {
                 if (s5m8767->buck2_gpiodvs) {
-                        s5m_reg_write(s5m8767->iodev, S5M8767_REG_BUCK2DVS1 + i,
+                        sec_reg_write(s5m8767->iodev, S5M8767_REG_BUCK2DVS1 + i,
                                            s5m8767->buck2_vol[i]);
                 }
 
                 if (s5m8767->buck3_gpiodvs) {
-                        s5m_reg_write(s5m8767->iodev, S5M8767_REG_BUCK3DVS1 + i,
+                        sec_reg_write(s5m8767->iodev, S5M8767_REG_BUCK3DVS1 + i,
                                            s5m8767->buck3_vol[i]);
                 }
 
                 if (s5m8767->buck4_gpiodvs) {
-                        s5m_reg_write(s5m8767->iodev, S5M8767_REG_BUCK4DVS1 + i,
+                        sec_reg_write(s5m8767->iodev, S5M8767_REG_BUCK4DVS1 + i,
                                            s5m8767->buck4_vol[i]);
                 }
         }
 
         if (s5m8767->buck2_ramp)
-                s5m_reg_update(s5m8767->iodev, S5M8767_REG_DVSRAMP, 0x08, 0x08);
+                sec_reg_update(s5m8767->iodev, S5M8767_REG_DVSRAMP, 0x08, 0x08);
 
         if (s5m8767->buck3_ramp)
-                s5m_reg_update(s5m8767->iodev, S5M8767_REG_DVSRAMP, 0x04, 0x04);
+                sec_reg_update(s5m8767->iodev, S5M8767_REG_DVSRAMP, 0x04, 0x04);
 
         if (s5m8767->buck4_ramp)
-                s5m_reg_update(s5m8767->iodev, S5M8767_REG_DVSRAMP, 0x02, 0x02);
+                sec_reg_update(s5m8767->iodev, S5M8767_REG_DVSRAMP, 0x02, 0x02);
 
         if (s5m8767->buck2_ramp || s5m8767->buck3_ramp
                 || s5m8767->buck4_ramp) {
                 switch (s5m8767->ramp_delay) {
                 case 5:
-                        s5m_reg_update(s5m8767->iodev, S5M8767_REG_DVSRAMP,
+                        sec_reg_update(s5m8767->iodev, S5M8767_REG_DVSRAMP,
                                         0x40, 0xf0);
                         break;
                 case 10:
-                        s5m_reg_update(s5m8767->iodev, S5M8767_REG_DVSRAMP,
+                        sec_reg_update(s5m8767->iodev, S5M8767_REG_DVSRAMP,
                                         0x90, 0xf0);
                         break;
                 case 25:
-                        s5m_reg_update(s5m8767->iodev, S5M8767_REG_DVSRAMP,
+                        sec_reg_update(s5m8767->iodev, S5M8767_REG_DVSRAMP,
                                         0xd0, 0xf0);
                         break;
                 case 50:
-                        s5m_reg_update(s5m8767->iodev, S5M8767_REG_DVSRAMP,
+                        sec_reg_update(s5m8767->iodev, S5M8767_REG_DVSRAMP,
                                         0xe0, 0xf0);
                         break;
                 case 100:
-                        s5m_reg_update(s5m8767->iodev, S5M8767_REG_DVSRAMP,
+                        sec_reg_update(s5m8767->iodev, S5M8767_REG_DVSRAMP,
                                         0xf0, 0xf0);
                         break;
                 default:
-                        s5m_reg_update(s5m8767->iodev, S5M8767_REG_DVSRAMP,
+                        sec_reg_update(s5m8767->iodev, S5M8767_REG_DVSRAMP,
                                         0x90, 0xf0);
                 }
         }
 
         for (i = 0; i < pdata->num_regulators; i++) {
-                const struct s5m_voltage_desc *desc;
+                const struct sec_voltage_desc *desc;
                 int id = pdata->regulators[i].id;
 
                 desc = reg_voltage_map[id];
diff --git a/drivers/rtc/Kconfig b/drivers/rtc/Kconfig
index 08cbdb900a18..f049c02413ce 100644
--- a/drivers/rtc/Kconfig
+++ b/drivers/rtc/Kconfig
@@ -135,6 +135,16 @@ config RTC_DRV_88PM860X
           This driver can also be built as a module. If so, the module
           will be called rtc-88pm860x.
 
+config RTC_DRV_88PM80X
+        tristate "Marvell 88PM80x"
+        depends on RTC_CLASS && I2C && MFD_88PM800
+        help
+          If you say yes here you get support for RTC function in Marvell
+          88PM80x chips.
+
+          This driver can also be built as a module. If so, the module
+          will be called rtc-88pm80x.
+
 config RTC_DRV_DS1307
         tristate "Dallas/Maxim DS1307/37/38/39/40, ST M41T00, EPSON RX-8025"
         help
diff --git a/drivers/rtc/Makefile b/drivers/rtc/Makefile
index 2973921c30d8..0d5b2b66f90d 100644
--- a/drivers/rtc/Makefile
+++ b/drivers/rtc/Makefile
@@ -16,6 +16,7 @@ rtc-core-$(CONFIG_RTC_INTF_SYSFS) += rtc-sysfs.o
 # Keep the list ordered.
 
 obj-$(CONFIG_RTC_DRV_88PM860X)  += rtc-88pm860x.o
+obj-$(CONFIG_RTC_DRV_88PM80X)   += rtc-88pm80x.o
 obj-$(CONFIG_RTC_DRV_AB3100)    += rtc-ab3100.o
 obj-$(CONFIG_RTC_DRV_AB8500)    += rtc-ab8500.o
 obj-$(CONFIG_RTC_DRV_AT32AP700X)+= rtc-at32ap700x.o
diff --git a/drivers/rtc/rtc-88pm80x.c b/drivers/rtc/rtc-88pm80x.c
new file mode 100644
index 000000000000..a2f956d90de0
--- /dev/null
+++ b/drivers/rtc/rtc-88pm80x.c
@@ -0,0 +1,371 @@
+/*
+ * Real Time Clock driver for Marvell 88PM80x PMIC
+ *
+ * Copyright (c) 2012 Marvell International Ltd.
+ *  Wenzeng Chen<wzch@marvell.com>
+ *  Qiao Zhou <zhouqiao@marvell.com>
+ *
+ * This file is subject to the terms and conditions of the GNU General
+ * Public License. See the file "COPYING" in the main directory of this
+ * archive for more details.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
+ */
+
+#include <linux/kernel.h>
+#include <linux/module.h>
+#include <linux/slab.h>
+#include <linux/regmap.h>
+#include <linux/mfd/core.h>
+#include <linux/mfd/88pm80x.h>
+#include <linux/rtc.h>
+
+#define PM800_RTC_COUNTER1              (0xD1)
+#define PM800_RTC_COUNTER2              (0xD2)
+#define PM800_RTC_COUNTER3              (0xD3)
+#define PM800_RTC_COUNTER4              (0xD4)
+#define PM800_RTC_EXPIRE1_1             (0xD5)
+#define PM800_RTC_EXPIRE1_2             (0xD6)
+#define PM800_RTC_EXPIRE1_3             (0xD7)
+#define PM800_RTC_EXPIRE1_4             (0xD8)
+#define PM800_RTC_TRIM1                 (0xD9)
+#define PM800_RTC_TRIM2                 (0xDA)
+#define PM800_RTC_TRIM3                 (0xDB)
+#define PM800_RTC_TRIM4                 (0xDC)
+#define PM800_RTC_EXPIRE2_1             (0xDD)
+#define PM800_RTC_EXPIRE2_2             (0xDE)
+#define PM800_RTC_EXPIRE2_3             (0xDF)
+#define PM800_RTC_EXPIRE2_4             (0xE0)
+
+#define PM800_POWER_DOWN_LOG1   (0xE5)
+#define PM800_POWER_DOWN_LOG2   (0xE6)
+
+struct pm80x_rtc_info {
+        struct pm80x_chip *chip;
+        struct regmap *map;
+        struct rtc_device *rtc_dev;
+        struct device *dev;
+        struct delayed_work calib_work;
+
+        int irq;
+        int vrtc;
+};
+
+static irqreturn_t rtc_update_handler(int irq, void *data)
+{
+        struct pm80x_rtc_info *info = (struct pm80x_rtc_info *)data;
+        int mask;
+
+        mask = PM800_ALARM | PM800_ALARM_WAKEUP;
+        regmap_update_bits(info->map, PM800_RTC_CONTROL, mask | PM800_ALARM1_EN,
+                           mask);
+        rtc_update_irq(info->rtc_dev, 1, RTC_AF);
+        return IRQ_HANDLED;
+}
+
+static int pm80x_rtc_alarm_irq_enable(struct device *dev, unsigned int enabled)
+{
+        struct pm80x_rtc_info *info = dev_get_drvdata(dev);
+
+        if (enabled)
+                regmap_update_bits(info->map, PM800_RTC_CONTROL,
+                                   PM800_ALARM1_EN, PM800_ALARM1_EN);
+        else
+                regmap_update_bits(info->map, PM800_RTC_CONTROL,
+                                   PM800_ALARM1_EN, 0);
+        return 0;
+}
+
+/*
+ * Calculate the next alarm time given the requested alarm time mask
+ * and the current time.
+ */
+static void rtc_next_alarm_time(struct rtc_time *next, struct rtc_time *now,
+                                struct rtc_time *alrm)
+{
+        unsigned long next_time;
+        unsigned long now_time;
+
+        next->tm_year = now->tm_year;
+        next->tm_mon = now->tm_mon;
+        next->tm_mday = now->tm_mday;
+        next->tm_hour = alrm->tm_hour;
+        next->tm_min = alrm->tm_min;
+        next->tm_sec = alrm->tm_sec;
+
+        rtc_tm_to_time(now, &now_time);
+        rtc_tm_to_time(next, &next_time);
+
+        if (next_time < now_time) {
+                /* Advance one day */
+                next_time += 60 * 60 * 24;
+                rtc_time_to_tm(next_time, next);
+        }
+}
+
+static int pm80x_rtc_read_time(struct device *dev, struct rtc_time *tm)
+{
+        struct pm80x_rtc_info *info = dev_get_drvdata(dev);
+        unsigned char buf[4];
+        unsigned long ticks, base, data;
+        regmap_raw_read(info->map, PM800_RTC_EXPIRE2_1, buf, 4);
+        base = (buf[3] << 24) | (buf[2] << 16) | (buf[1] << 8) | buf[0];
+        dev_dbg(info->dev, "%x-%x-%x-%x\n", buf[0], buf[1], buf[2], buf[3]);
+
+        /* load 32-bit read-only counter */
+        regmap_raw_read(info->map, PM800_RTC_COUNTER1, buf, 4);
+        data = (buf[3] << 24) | (buf[2] << 16) | (buf[1] << 8) | buf[0];
+        ticks = base + data;
+        dev_dbg(info->dev, "get base:0x%lx, RO count:0x%lx, ticks:0x%lx\n",
+                base, data, ticks);
+        rtc_time_to_tm(ticks, tm);
+        return 0;
+}
+
+static int pm80x_rtc_set_time(struct device *dev, struct rtc_time *tm)
+{
+        struct pm80x_rtc_info *info = dev_get_drvdata(dev);
+        unsigned char buf[4];
+        unsigned long ticks, base, data;
+        if ((tm->tm_year < 70) || (tm->tm_year > 138)) {
+                dev_dbg(info->dev,
+                        "Set time %d out of range. Please set time between 1970 to 2038.\n",
+                        1900 + tm->tm_year);
+                return -EINVAL;
+        }
+        rtc_tm_to_time(tm, &ticks);
+
+        /* load 32-bit read-only counter */
+        regmap_raw_read(info->map, PM800_RTC_COUNTER1, buf, 4);
+        data = (buf[3] << 24) | (buf[2] << 16) | (buf[1] << 8) | buf[0];
+        base = ticks - data;
+        dev_dbg(info->dev, "set base:0x%lx, RO count:0x%lx, ticks:0x%lx\n",
+                base, data, ticks);
+        buf[0] = base & 0xFF;
+        buf[1] = (base >> 8) & 0xFF;
+        buf[2] = (base >> 16) & 0xFF;
+        buf[3] = (base >> 24) & 0xFF;
+        regmap_raw_write(info->map, PM800_RTC_EXPIRE2_1, buf, 4);
+
+        return 0;
+}
+
+static int pm80x_rtc_read_alarm(struct device *dev, struct rtc_wkalrm *alrm)
+{
+        struct pm80x_rtc_info *info = dev_get_drvdata(dev);
+        unsigned char buf[4];
+        unsigned long ticks, base, data;
+        int ret;
+
+        regmap_raw_read(info->map, PM800_RTC_EXPIRE2_1, buf, 4);
+        base = (buf[3] << 24) | (buf[2] << 16) | (buf[1] << 8) | buf[0];
+        dev_dbg(info->dev, "%x-%x-%x-%x\n", buf[0], buf[1], buf[2], buf[3]);
+
+        regmap_raw_read(info->map, PM800_RTC_EXPIRE1_1, buf, 4);
+        data = (buf[3] << 24) | (buf[2] << 16) | (buf[1] << 8) | buf[0];
+        ticks = base + data;
+        dev_dbg(info->dev, "get base:0x%lx, RO count:0x%lx, ticks:0x%lx\n",
+                base, data, ticks);
+
+        rtc_time_to_tm(ticks, &alrm->time);
+        regmap_read(info->map, PM800_RTC_CONTROL, &ret);
+        alrm->enabled = (ret & PM800_ALARM1_EN) ? 1 : 0;
+        alrm->pending = (ret & (PM800_ALARM | PM800_ALARM_WAKEUP)) ? 1 : 0;
+        return 0;
+}
+
+static int pm80x_rtc_set_alarm(struct device *dev, struct rtc_wkalrm *alrm)
+{
+        struct pm80x_rtc_info *info = dev_get_drvdata(dev);
+        struct rtc_time now_tm, alarm_tm;
+        unsigned long ticks, base, data;
+        unsigned char buf[4];
+        int mask;
+
+        regmap_update_bits(info->map, PM800_RTC_CONTROL, PM800_ALARM1_EN, 0);
+
+        regmap_raw_read(info->map, PM800_RTC_EXPIRE2_1, buf, 4);
+        base = (buf[3] << 24) | (buf[2] << 16) | (buf[1] << 8) | buf[0];
+        dev_dbg(info->dev, "%x-%x-%x-%x\n", buf[0], buf[1], buf[2], buf[3]);
+
+        /* load 32-bit read-only counter */
+        regmap_raw_read(info->map, PM800_RTC_COUNTER1, buf, 4);
+        data = (buf[3] << 24) | (buf[2] << 16) | (buf[1] << 8) | buf[0];
+        ticks = base + data;
+        dev_dbg(info->dev, "get base:0x%lx, RO count:0x%lx, ticks:0x%lx\n",
+                base, data, ticks);
+
+        rtc_time_to_tm(ticks, &now_tm);
+        dev_dbg(info->dev, "%s, now time : %lu\n", __func__, ticks);
+        rtc_next_alarm_time(&alarm_tm, &now_tm, &alrm->time);
+        /* get new ticks for alarm in 24 hours */
+        rtc_tm_to_time(&alarm_tm, &ticks);
+        dev_dbg(info->dev, "%s, alarm time: %lu\n", __func__, ticks);
+        data = ticks - base;
+
+        buf[0] = data & 0xff;
+        buf[1] = (data >> 8) & 0xff;
+        buf[2] = (data >> 16) & 0xff;
+        buf[3] = (data >> 24) & 0xff;
+        regmap_raw_write(info->map, PM800_RTC_EXPIRE1_1, buf, 4);
+        if (alrm->enabled) {
+                mask = PM800_ALARM | PM800_ALARM_WAKEUP | PM800_ALARM1_EN;
+                regmap_update_bits(info->map, PM800_RTC_CONTROL, mask, mask);
+        } else {
+                mask = PM800_ALARM | PM800_ALARM_WAKEUP | PM800_ALARM1_EN;
+                regmap_update_bits(info->map, PM800_RTC_CONTROL, mask,
+                                   PM800_ALARM | PM800_ALARM_WAKEUP);
+        }
+        return 0;
+}
+
+static const struct rtc_class_ops pm80x_rtc_ops = {
+        .read_time = pm80x_rtc_read_time,
+        .set_time = pm80x_rtc_set_time,
+        .read_alarm = pm80x_rtc_read_alarm,
+        .set_alarm = pm80x_rtc_set_alarm,
+        .alarm_irq_enable = pm80x_rtc_alarm_irq_enable,
+};
+
+#ifdef CONFIG_PM
+static int pm80x_rtc_suspend(struct device *dev)
+{
+        return pm80x_dev_suspend(dev);
+}
+
+static int pm80x_rtc_resume(struct device *dev)
+{
+        return pm80x_dev_resume(dev);
+}
+#endif
+
+static SIMPLE_DEV_PM_OPS(pm80x_rtc_pm_ops, pm80x_rtc_suspend, pm80x_rtc_resume);
+
+static int __devinit pm80x_rtc_probe(struct platform_device *pdev)
+{
+        struct pm80x_chip *chip = dev_get_drvdata(pdev->dev.parent);
+        struct pm80x_platform_data *pm80x_pdata;
+        struct pm80x_rtc_pdata *pdata = NULL;
+        struct pm80x_rtc_info *info;
+        struct rtc_time tm;
+        unsigned long ticks = 0;
+        int ret;
+
+        pdata = pdev->dev.platform_data;
+        if (pdata == NULL)
+                dev_warn(&pdev->dev, "No platform data!\n");
+
+        info =
+            devm_kzalloc(&pdev->dev, sizeof(struct pm80x_rtc_info), GFP_KERNEL);
+        if (!info)
+                return -ENOMEM;
+        info->irq = platform_get_irq(pdev, 0);
+        if (info->irq < 0) {
+                dev_err(&pdev->dev, "No IRQ resource!\n");
+                ret = -EINVAL;
+                goto out;
+        }
+
+        info->chip = chip;
+        info->map = chip->regmap;
+        if (!info->map) {
+                dev_err(&pdev->dev, "no regmap!\n");
+                ret = -EINVAL;
+                goto out;
+        }
+
+        info->dev = &pdev->dev;
+        dev_set_drvdata(&pdev->dev, info);
+
+        ret = pm80x_request_irq(chip, info->irq, rtc_update_handler,
+                                IRQF_ONESHOT, "rtc", info);
+        if (ret < 0) {
+                dev_err(chip->dev, "Failed to request IRQ: #%d: %d\n",
+                        info->irq, ret);
+                goto out;
+        }
+
+        ret = pm80x_rtc_read_time(&pdev->dev, &tm);
+        if (ret < 0) {
+                dev_err(&pdev->dev, "Failed to read initial time.\n");
+                goto out_rtc;
+        }
+        if ((tm.tm_year < 70) || (tm.tm_year > 138)) {
+                tm.tm_year = 70;
+                tm.tm_mon = 0;
+                tm.tm_mday = 1;
+                tm.tm_hour = 0;
+                tm.tm_min = 0;
+                tm.tm_sec = 0;
+                ret = pm80x_rtc_set_time(&pdev->dev, &tm);
+                if (ret < 0) {
+                        dev_err(&pdev->dev, "Failed to set initial time.\n");
+                        goto out_rtc;
+                }
+        }
+        rtc_tm_to_time(&tm, &ticks);
+
+        info->rtc_dev = rtc_device_register("88pm80x-rtc", &pdev->dev,
+                                            &pm80x_rtc_ops, THIS_MODULE);
+        ret = PTR_ERR(info->rtc_dev);
+        if (IS_ERR(info->rtc_dev)) {
+                dev_err(&pdev->dev, "Failed to register RTC device: %d\n", ret);
+                goto out_rtc;
+        }
+        /*
+         * enable internal XO instead of internal 3.25MHz clock since it can
+         * free running in PMIC power-down state.
+         */
+        regmap_update_bits(info->map, PM800_RTC_CONTROL, PM800_RTC1_USE_XO,
+                           PM800_RTC1_USE_XO);
+
+        if (pdev->dev.parent->platform_data) {
+                pm80x_pdata = pdev->dev.parent->platform_data;
+                pdata = pm80x_pdata->rtc;
+                if (pdata)
+                        info->rtc_dev->dev.platform_data = &pdata->rtc_wakeup;
+        }
+
+        device_init_wakeup(&pdev->dev, 1);
+
+        return 0;
+out_rtc:
+        pm80x_free_irq(chip, info->irq, info);
+out:
+        devm_kfree(&pdev->dev, info);
+        return ret;
+}
+
+static int __devexit pm80x_rtc_remove(struct platform_device *pdev)
+{
+        struct pm80x_rtc_info *info = platform_get_drvdata(pdev);
+        platform_set_drvdata(pdev, NULL);
+        rtc_device_unregister(info->rtc_dev);
+        pm80x_free_irq(info->chip, info->irq, info);
+        devm_kfree(&pdev->dev, info);
+        return 0;
+}
+
+static struct platform_driver pm80x_rtc_driver = {
+        .driver = {
+                   .name = "88pm80x-rtc",
+                   .owner = THIS_MODULE,
+                   .pm = &pm80x_rtc_pm_ops,
+                   },
+        .probe = pm80x_rtc_probe,
+        .remove = __devexit_p(pm80x_rtc_remove),
+};
+
+module_platform_driver(pm80x_rtc_driver);
+
+MODULE_LICENSE("GPL");
+MODULE_DESCRIPTION("Marvell 88PM80x RTC driver");
+MODULE_AUTHOR("Qiao Zhou <zhouqiao@marvell.com>");
+MODULE_ALIAS("platform:88pm80x-rtc");
diff --git a/drivers/rtc/rtc-max8925.c b/drivers/rtc/rtc-max8925.c
index 1459055a83aa..34e4349611db 100644
--- a/drivers/rtc/rtc-max8925.c
+++ b/drivers/rtc/rtc-max8925.c
@@ -69,6 +69,7 @@ struct max8925_rtc_info {
         struct max8925_chip     *chip;
         struct i2c_client       *rtc;
         struct device           *dev;
+        int                     irq;
 };
 
 static irqreturn_t rtc_update_handler(int irq, void *data)
@@ -250,7 +251,7 @@ static int __devinit max8925_rtc_probe(struct platform_device *pdev)
 {
         struct max8925_chip *chip = dev_get_drvdata(pdev->dev.parent);
         struct max8925_rtc_info *info;
-        int irq, ret;
+        int ret;
 
         info = kzalloc(sizeof(struct max8925_rtc_info), GFP_KERNEL);
         if (!info)
@@ -258,13 +259,13 @@ static int __devinit max8925_rtc_probe(struct platform_device *pdev)
         info->chip = chip;
         info->rtc = chip->rtc;
         info->dev = &pdev->dev;
-        irq = chip->irq_base + MAX8925_IRQ_RTC_ALARM0;
+        info->irq = platform_get_irq(pdev, 0);
 
-        ret = request_threaded_irq(irq, NULL, rtc_update_handler,
+        ret = request_threaded_irq(info->irq, NULL, rtc_update_handler,
                                    IRQF_ONESHOT, "rtc-alarm0", info);
         if (ret < 0) {
                 dev_err(chip->dev, "Failed to request IRQ: #%d: %d\n",
-                        irq, ret);
+                        info->irq, ret);
                 goto out_irq;
         }
 
@@ -285,7 +286,7 @@ static int __devinit max8925_rtc_probe(struct platform_device *pdev)
         return 0;
 out_rtc:
         platform_set_drvdata(pdev, NULL);
-        free_irq(chip->irq_base + MAX8925_IRQ_RTC_ALARM0, info);
+        free_irq(info->irq, info);
 out_irq:
         kfree(info);
         return ret;
@@ -296,7 +297,7 @@ static int __devexit max8925_rtc_remove(struct platform_device *pdev)
         struct max8925_rtc_info *info = platform_get_drvdata(pdev);
 
         if (info) {
-                free_irq(info->chip->irq_base + MAX8925_IRQ_RTC_ALARM0, info);
+                free_irq(info->irq, info);
                 rtc_device_unregister(info->rtc_dev);
                 kfree(info);
         }
diff --git a/drivers/usb/host/ehci-omap.c b/drivers/usb/host/ehci-omap.c
index ec21f4a4a056..bb55eb4a7d48 100644
--- a/drivers/usb/host/ehci-omap.c
+++ b/drivers/usb/host/ehci-omap.c
@@ -152,14 +152,14 @@ static int omap_ehci_init(struct usb_hcd *hcd)
         struct ehci_hcd_omap_platform_data      *pdata;
 
         pdata = hcd->self.controller->platform_data;
+
+        /* Hold PHYs in reset while initializing EHCI controller */
         if (pdata->phy_reset) {
                 if (gpio_is_valid(pdata->reset_gpio_port[0]))
-                        gpio_request_one(pdata->reset_gpio_port[0],
-                                         GPIOF_OUT_INIT_LOW, "USB1 PHY reset");
+                        gpio_set_value_cansleep(pdata->reset_gpio_port[0], 0);
 
                 if (gpio_is_valid(pdata->reset_gpio_port[1]))
-                        gpio_request_one(pdata->reset_gpio_port[1],
-                                         GPIOF_OUT_INIT_LOW, "USB2 PHY reset");
+                        gpio_set_value_cansleep(pdata->reset_gpio_port[1], 0);
 
                 /* Hold the PHY in RESET for enough time till DIR is high */
                 udelay(10);
diff --git a/include/linux/mfd/88pm80x.h b/include/linux/mfd/88pm80x.h
new file mode 100644
index 000000000000..a0ca0dca1244
--- /dev/null
+++ b/include/linux/mfd/88pm80x.h
@@ -0,0 +1,369 @@
+/*
+ * Marvell 88PM80x Interface
+ *
+ * Copyright (C) 2012 Marvell International Ltd.
+ * Qiao Zhou <zhouqiao@marvell.com>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+#ifndef __LINUX_MFD_88PM80X_H
+#define __LINUX_MFD_88PM80X_H
+
+#include <linux/platform_device.h>
+#include <linux/interrupt.h>
+#include <linux/regmap.h>
+#include <linux/atomic.h>
+
+#define PM80X_VERSION_MASK              (0xFF)  /* 80X chip ID mask */
+enum {
+        CHIP_INVALID = 0,
+        CHIP_PM800,
+        CHIP_PM805,
+        CHIP_MAX,
+};
+
+enum {
+        PM800_ID_BUCK1 = 0,
+        PM800_ID_BUCK2,
+        PM800_ID_BUCK3,
+        PM800_ID_BUCK4,
+        PM800_ID_BUCK5,
+
+        PM800_ID_LDO1,
+        PM800_ID_LDO2,
+        PM800_ID_LDO3,
+        PM800_ID_LDO4,
+        PM800_ID_LDO5,
+        PM800_ID_LDO6,
+        PM800_ID_LDO7,
+        PM800_ID_LDO8,
+        PM800_ID_LDO9,
+        PM800_ID_LDO10,
+        PM800_ID_LDO11,
+        PM800_ID_LDO12,
+        PM800_ID_LDO13,
+        PM800_ID_LDO14,
+        PM800_ID_LDO15,
+        PM800_ID_LDO16,
+        PM800_ID_LDO17,
+        PM800_ID_LDO18,
+        PM800_ID_LDO19,
+
+        PM800_ID_RG_MAX,
+};
+#define PM800_MAX_REGULATOR     PM800_ID_RG_MAX /* 5 Bucks, 19 LDOs */
+#define PM800_NUM_BUCK (5)      /*5 Bucks */
+#define PM800_NUM_LDO (19)      /*19 Bucks */
+
+/* page 0 basic: slave adder 0x60 */
+
+#define PM800_STATUS_1                  (0x01)
+#define PM800_ONKEY_STS1                (1 << 0)
+#define PM800_EXTON_STS1                (1 << 1)
+#define PM800_CHG_STS1                  (1 << 2)
+#define PM800_BAT_STS1                  (1 << 3)
+#define PM800_VBUS_STS1                 (1 << 4)
+#define PM800_LDO_PGOOD_STS1    (1 << 5)
+#define PM800_BUCK_PGOOD_STS1   (1 << 6)
+
+#define PM800_STATUS_2                  (0x02)
+#define PM800_RTC_ALARM_STS2    (1 << 0)
+
+/* Wakeup Registers */
+#define PM800_WAKEUP1           (0x0D)
+
+#define PM800_WAKEUP2           (0x0E)
+#define PM800_WAKEUP2_INV_INT           (1 << 0)
+#define PM800_WAKEUP2_INT_CLEAR         (1 << 1)
+#define PM800_WAKEUP2_INT_MASK          (1 << 2)
+
+#define PM800_POWER_UP_LOG      (0x10)
+
+/* Referance and low power registers */
+#define PM800_LOW_POWER1                (0x20)
+#define PM800_LOW_POWER2                (0x21)
+#define PM800_LOW_POWER_CONFIG3 (0x22)
+#define PM800_LOW_POWER_CONFIG4 (0x23)
+
+/* GPIO register */
+#define PM800_GPIO_0_1_CNTRL            (0x30)
+#define PM800_GPIO0_VAL                         (1 << 0)
+#define PM800_GPIO0_GPIO_MODE(x)        (x << 1)
+#define PM800_GPIO1_VAL                         (1 << 4)
+#define PM800_GPIO1_GPIO_MODE(x)        (x << 5)
+
+#define PM800_GPIO_2_3_CNTRL            (0x31)
+#define PM800_GPIO2_VAL                         (1 << 0)
+#define PM800_GPIO2_GPIO_MODE(x)        (x << 1)
+#define PM800_GPIO3_VAL                         (1 << 4)
+#define PM800_GPIO3_GPIO_MODE(x)        (x << 5)
+#define PM800_GPIO3_MODE_MASK           0x1F
+#define PM800_GPIO3_HEADSET_MODE        PM800_GPIO3_GPIO_MODE(6)
+
+#define PM800_GPIO_4_CNTRL                      (0x32)
+#define PM800_GPIO4_VAL                         (1 << 0)
+#define PM800_GPIO4_GPIO_MODE(x)        (x << 1)
+
+#define PM800_HEADSET_CNTRL             (0x38)
+#define PM800_HEADSET_DET_EN            (1 << 7)
+#define PM800_HSDET_SLP                 (1 << 1)
+/* PWM register */
+#define PM800_PWM1              (0x40)
+#define PM800_PWM2              (0x41)
+#define PM800_PWM3              (0x42)
+#define PM800_PWM4              (0x43)
+
+/* RTC Registers */
+#define PM800_RTC_CONTROL               (0xD0)
+#define PM800_RTC_MISC1                 (0xE1)
+#define PM800_RTC_MISC2                 (0xE2)
+#define PM800_RTC_MISC3                 (0xE3)
+#define PM800_RTC_MISC4                 (0xE4)
+#define PM800_RTC_MISC5                 (0xE7)
+/* bit definitions of RTC Register 1 (0xD0) */
+#define PM800_ALARM1_EN                 (1 << 0)
+#define PM800_ALARM_WAKEUP              (1 << 4)
+#define PM800_ALARM                     (1 << 5)
+#define PM800_RTC1_USE_XO               (1 << 7)
+
+/* Regulator Control Registers: BUCK1,BUCK5,LDO1 have DVC */
+
+/* buck registers */
+#define PM800_SLEEP_BUCK1       (0x30)
+
+/* BUCK Sleep Mode Register 1: BUCK[1..4] */
+#define PM800_BUCK_SLP1         (0x5A)
+#define PM800_BUCK1_SLP1_SHIFT  0
+#define PM800_BUCK1_SLP1_MASK   (0x3 << PM800_BUCK1_SLP1_SHIFT)
+
+/* page 2 GPADC: slave adder 0x02 */
+#define PM800_GPADC_MEAS_EN1            (0x01)
+#define PM800_MEAS_EN1_VBAT         (1 << 2)
+#define PM800_GPADC_MEAS_EN2            (0x02)
+#define PM800_MEAS_EN2_RFTMP        (1 << 0)
+#define PM800_MEAS_GP0_EN                       (1 << 2)
+#define PM800_MEAS_GP1_EN                       (1 << 3)
+#define PM800_MEAS_GP2_EN                       (1 << 4)
+#define PM800_MEAS_GP3_EN                       (1 << 5)
+#define PM800_MEAS_GP4_EN                       (1 << 6)
+
+#define PM800_GPADC_MISC_CONFIG1        (0x05)
+#define PM800_GPADC_MISC_CONFIG2        (0x06)
+#define PM800_GPADC_MISC_GPFSM_EN       (1 << 0)
+#define PM800_GPADC_SLOW_MODE(x)        (x << 3)
+
+#define PM800_GPADC_MISC_CONFIG3                (0x09)
+#define PM800_GPADC_MISC_CONFIG4                (0x0A)
+
+#define PM800_GPADC_PREBIAS1                    (0x0F)
+#define PM800_GPADC0_GP_PREBIAS_TIME(x) (x << 0)
+#define PM800_GPADC_PREBIAS2                    (0x10)
+
+#define PM800_GP_BIAS_ENA1                              (0x14)
+#define PM800_GPADC_GP_BIAS_EN0                 (1 << 0)
+#define PM800_GPADC_GP_BIAS_EN1                 (1 << 1)
+#define PM800_GPADC_GP_BIAS_EN2                 (1 << 2)
+#define PM800_GPADC_GP_BIAS_EN3                 (1 << 3)
+
+#define PM800_GP_BIAS_OUT1              (0x15)
+#define PM800_BIAS_OUT_GP0              (1 << 0)
+#define PM800_BIAS_OUT_GP1              (1 << 1)
+#define PM800_BIAS_OUT_GP2              (1 << 2)
+#define PM800_BIAS_OUT_GP3              (1 << 3)
+
+#define PM800_GPADC0_LOW_TH             0x20
+#define PM800_GPADC1_LOW_TH             0x21
+#define PM800_GPADC2_LOW_TH             0x22
+#define PM800_GPADC3_LOW_TH             0x23
+#define PM800_GPADC4_LOW_TH             0x24
+
+#define PM800_GPADC0_UPP_TH             0x30
+#define PM800_GPADC1_UPP_TH             0x31
+#define PM800_GPADC2_UPP_TH             0x32
+#define PM800_GPADC3_UPP_TH             0x33
+#define PM800_GPADC4_UPP_TH             0x34
+
+#define PM800_VBBAT_MEAS1               0x40
+#define PM800_VBBAT_MEAS2               0x41
+#define PM800_VBAT_MEAS1                0x42
+#define PM800_VBAT_MEAS2                0x43
+#define PM800_VSYS_MEAS1                0x44
+#define PM800_VSYS_MEAS2                0x45
+#define PM800_VCHG_MEAS1                0x46
+#define PM800_VCHG_MEAS2                0x47
+#define PM800_TINT_MEAS1                0x50
+#define PM800_TINT_MEAS2                0x51
+#define PM800_PMOD_MEAS1                0x52
+#define PM800_PMOD_MEAS2                0x53
+
+#define PM800_GPADC0_MEAS1              0x54
+#define PM800_GPADC0_MEAS2              0x55
+#define PM800_GPADC1_MEAS1              0x56
+#define PM800_GPADC1_MEAS2              0x57
+#define PM800_GPADC2_MEAS1              0x58
+#define PM800_GPADC2_MEAS2              0x59
+#define PM800_GPADC3_MEAS1              0x5A
+#define PM800_GPADC3_MEAS2              0x5B
+#define PM800_GPADC4_MEAS1              0x5C
+#define PM800_GPADC4_MEAS2              0x5D
+
+#define PM800_GPADC4_AVG1               0xA8
+#define PM800_GPADC4_AVG2               0xA9
+
+/* 88PM805 Registers */
+#define PM805_MAIN_POWERUP              (0x01)
+#define PM805_INT_STATUS0               (0x02)  /* for ena/dis all interrupts */
+
+#define PM805_STATUS0_INT_CLEAR         (1 << 0)
+#define PM805_STATUS0_INV_INT           (1 << 1)
+#define PM800_STATUS0_INT_MASK          (1 << 2)
+
+#define PM805_INT_STATUS1               (0x03)
+
+#define PM805_INT1_HP1_SHRT             (1 << 0)
+#define PM805_INT1_HP2_SHRT             (1 << 1)
+#define PM805_INT1_MIC_CONFLICT         (1 << 2)
+#define PM805_INT1_CLIP_FAULT           (1 << 3)
+#define PM805_INT1_LDO_OFF                      (1 << 4)
+#define PM805_INT1_SRC_DPLL_LOCK        (1 << 5)
+
+#define PM805_INT_STATUS2               (0x04)
+
+#define PM805_INT2_MIC_DET                      (1 << 0)
+#define PM805_INT2_SHRT_BTN_DET         (1 << 1)
+#define PM805_INT2_VOLM_BTN_DET         (1 << 2)
+#define PM805_INT2_VOLP_BTN_DET         (1 << 3)
+#define PM805_INT2_RAW_PLL_FAULT        (1 << 4)
+#define PM805_INT2_FINE_PLL_FAULT       (1 << 5)
+
+#define PM805_INT_MASK1                 (0x05)
+#define PM805_INT_MASK2                 (0x06)
+#define PM805_SHRT_BTN_DET              (1 << 1)
+
+/* number of status and int reg in a row */
+#define PM805_INT_REG_NUM               (2)
+
+#define PM805_MIC_DET1                  (0x07)
+#define PM805_MIC_DET_EN_MIC_DET (1 << 0)
+#define PM805_MIC_DET2                  (0x08)
+#define PM805_MIC_DET_STATUS1   (0x09)
+
+#define PM805_MIC_DET_STATUS3   (0x0A)
+#define PM805_AUTO_SEQ_STATUS1  (0x0B)
+#define PM805_AUTO_SEQ_STATUS2  (0x0C)
+
+#define PM805_ADC_SETTING1              (0x10)
+#define PM805_ADC_SETTING2              (0x11)
+#define PM805_ADC_SETTING3              (0x11)
+#define PM805_ADC_GAIN1                 (0x12)
+#define PM805_ADC_GAIN2                 (0x13)
+#define PM805_DMIC_SETTING              (0x15)
+#define PM805_DWS_SETTING               (0x16)
+#define PM805_MIC_CONFLICT_STS  (0x17)
+
+#define PM805_PDM_SETTING1              (0x20)
+#define PM805_PDM_SETTING2              (0x21)
+#define PM805_PDM_SETTING3              (0x22)
+#define PM805_PDM_CONTROL1              (0x23)
+#define PM805_PDM_CONTROL2              (0x24)
+#define PM805_PDM_CONTROL3              (0x25)
+
+#define PM805_HEADPHONE_SETTING                 (0x26)
+#define PM805_HEADPHONE_GAIN_A2A                (0x27)
+#define PM805_HEADPHONE_SHORT_STATE             (0x28)
+#define PM805_EARPHONE_SETTING                  (0x29)
+#define PM805_AUTO_SEQ_SETTING                  (0x2A)
+
+struct pm80x_rtc_pdata {
+        int             vrtc;
+        int             rtc_wakeup;
+};
+
+struct pm80x_subchip {
+        struct i2c_client *power_page;  /* chip client for power page */
+        struct i2c_client *gpadc_page;  /* chip client for gpadc page */
+        struct regmap *regmap_power;
+        struct regmap *regmap_gpadc;
+        unsigned short power_page_addr; /* power page I2C address */
+        unsigned short gpadc_page_addr; /* gpadc page I2C address */
+};
+
+struct pm80x_chip {
+        struct pm80x_subchip *subchip;
+        struct device *dev;
+        struct i2c_client *client;
+        struct i2c_client *companion;
+        struct regmap *regmap;
+        struct regmap_irq_chip *regmap_irq_chip;
+        struct regmap_irq_chip_data *irq_data;
+        unsigned char version;
+        int id;
+        int irq;
+        int irq_mode;
+        unsigned long wu_flag;
+        spinlock_t lock;
+};
+
+struct pm80x_platform_data {
+        struct pm80x_rtc_pdata *rtc;
+        unsigned short power_page_addr; /* power page I2C address */
+        unsigned short gpadc_page_addr; /* gpadc page I2C address */
+        int irq_mode;           /* Clear interrupt by read/write(0/1) */
+        int batt_det;           /* enable/disable */
+        int (*plat_config)(struct pm80x_chip *chip,
+                                struct pm80x_platform_data *pdata);
+};
+
+extern const struct dev_pm_ops pm80x_pm_ops;
+extern const struct regmap_config pm80x_regmap_config;
+
+static inline int pm80x_request_irq(struct pm80x_chip *pm80x, int irq,
+                                     irq_handler_t handler, unsigned long flags,
+                                     const char *name, void *data)
+{
+        if (!pm80x->irq_data)
+                return -EINVAL;
+        return request_threaded_irq(regmap_irq_get_virq(pm80x->irq_data, irq),
+                                    NULL, handler, flags, name, data);
+}
+
+static inline void pm80x_free_irq(struct pm80x_chip *pm80x, int irq, void *data)
+{
+        if (!pm80x->irq_data)
+                return;
+        free_irq(regmap_irq_get_virq(pm80x->irq_data, irq), data);
+}
+
+#ifdef CONFIG_PM
+static inline int pm80x_dev_suspend(struct device *dev)
+{
+        struct platform_device *pdev = to_platform_device(dev);
+        struct pm80x_chip *chip = dev_get_drvdata(pdev->dev.parent);
+        int irq = platform_get_irq(pdev, 0);
+
+        if (device_may_wakeup(dev))
+                set_bit((1 << irq), &chip->wu_flag);
+
+        return 0;
+}
+
+static inline int pm80x_dev_resume(struct device *dev)
+{
+        struct platform_device *pdev = to_platform_device(dev);
+        struct pm80x_chip *chip = dev_get_drvdata(pdev->dev.parent);
+        int irq = platform_get_irq(pdev, 0);
+
+        if (device_may_wakeup(dev))
+                clear_bit((1 << irq), &chip->wu_flag);
+
+        return 0;
+}
+#endif
+
+extern int pm80x_init(struct i2c_client *client,
+                             const struct i2c_device_id *id) __devinit;
+extern int pm80x_deinit(struct i2c_client *client);
+#endif /* __LINUX_MFD_88PM80X_H */
diff --git a/include/linux/mfd/88pm860x.h b/include/linux/mfd/88pm860x.h
index 84d071ade1d8..7b24943779fa 100644
--- a/include/linux/mfd/88pm860x.h
+++ b/include/linux/mfd/88pm860x.h
@@ -136,6 +136,7 @@ enum {
         PM8607_ID_LDO13,
         PM8607_ID_LDO14,
         PM8607_ID_LDO15,
+        PM8606_ID_PREG,
 
         PM8607_ID_RG_MAX,
 };
diff --git a/include/linux/mfd/abx500/ab8500.h b/include/linux/mfd/abx500/ab8500.h
index bc9b84b60ec6..3764cb6759e3 100644
--- a/include/linux/mfd/abx500/ab8500.h
+++ b/include/linux/mfd/abx500/ab8500.h
@@ -9,6 +9,7 @@
 
 #include <linux/atomic.h>
 #include <linux/mutex.h>
+#include <linux/irqdomain.h>
 
 struct device;
 
@@ -227,6 +228,7 @@ enum ab8500_version {
  * @irq_lock: genirq bus lock
  * @transfer_ongoing: 0 if no transfer ongoing
  * @irq: irq line
+ * @irq_domain: irq domain
  * @version: chip version id (e.g. ab8500 or ab9540)
  * @chip_id: chip revision id
  * @write: register write
@@ -247,6 +249,7 @@ struct ab8500 {
         atomic_t        transfer_ongoing;
         int             irq_base;
         int             irq;
+        struct irq_domain  *domain;
         enum ab8500_version version;
         u8              chip_id;
 
@@ -338,4 +341,6 @@ static inline int is_ab8500_2p0(struct ab8500 *ab)
         return (is_ab8500(ab) && (ab->chip_id == AB8500_CUT2P0));
 }
 
+int ab8500_irq_get_virq(struct ab8500 *ab8500, int irq);
+
 #endif /* MFD_AB8500_H */
diff --git a/include/linux/mfd/arizona/core.h b/include/linux/mfd/arizona/core.h
new file mode 100644
index 000000000000..dd231ac0bb1f
--- /dev/null
+++ b/include/linux/mfd/arizona/core.h
@@ -0,0 +1,114 @@
+/*
+ * Arizona MFD internals
+ *
+ * Copyright 2012 Wolfson Microelectronics plc
+ *
+ * Author: Mark Brown <broonie@opensource.wolfsonmicro.com>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+#ifndef _WM_ARIZONA_CORE_H
+#define _WM_ARIZONA_CORE_H
+
+#include <linux/interrupt.h>
+#include <linux/regmap.h>
+#include <linux/regulator/consumer.h>
+#include <linux/mfd/arizona/pdata.h>
+
+#define ARIZONA_MAX_CORE_SUPPLIES 3
+
+enum arizona_type {
+        WM5102 = 1,
+        WM5110 = 2,
+};
+
+#define ARIZONA_IRQ_GP1                    0
+#define ARIZONA_IRQ_GP2                    1
+#define ARIZONA_IRQ_GP3                    2
+#define ARIZONA_IRQ_GP4                    3
+#define ARIZONA_IRQ_GP5_FALL               4
+#define ARIZONA_IRQ_GP5_RISE               5
+#define ARIZONA_IRQ_JD_FALL                6
+#define ARIZONA_IRQ_JD_RISE                7
+#define ARIZONA_IRQ_DSP1_RAM_RDY           8
+#define ARIZONA_IRQ_DSP2_RAM_RDY           9
+#define ARIZONA_IRQ_DSP3_RAM_RDY          10
+#define ARIZONA_IRQ_DSP4_RAM_RDY          11
+#define ARIZONA_IRQ_DSP_IRQ1              12
+#define ARIZONA_IRQ_DSP_IRQ2              13
+#define ARIZONA_IRQ_DSP_IRQ3              14
+#define ARIZONA_IRQ_DSP_IRQ4              15
+#define ARIZONA_IRQ_DSP_IRQ5              16
+#define ARIZONA_IRQ_DSP_IRQ6              17
+#define ARIZONA_IRQ_DSP_IRQ7              18
+#define ARIZONA_IRQ_DSP_IRQ8              19
+#define ARIZONA_IRQ_SPK_SHUTDOWN_WARN     20
+#define ARIZONA_IRQ_SPK_SHUTDOWN          21
+#define ARIZONA_IRQ_MICDET                22
+#define ARIZONA_IRQ_HPDET                 23
+#define ARIZONA_IRQ_WSEQ_DONE             24
+#define ARIZONA_IRQ_DRC2_SIG_DET          25
+#define ARIZONA_IRQ_DRC1_SIG_DET          26
+#define ARIZONA_IRQ_ASRC2_LOCK            27
+#define ARIZONA_IRQ_ASRC1_LOCK            28
+#define ARIZONA_IRQ_UNDERCLOCKED          29
+#define ARIZONA_IRQ_OVERCLOCKED           30
+#define ARIZONA_IRQ_FLL2_LOCK             31
+#define ARIZONA_IRQ_FLL1_LOCK             32
+#define ARIZONA_IRQ_CLKGEN_ERR            33
+#define ARIZONA_IRQ_CLKGEN_ERR_ASYNC      34
+#define ARIZONA_IRQ_ASRC_CFG_ERR          35
+#define ARIZONA_IRQ_AIF3_ERR              36
+#define ARIZONA_IRQ_AIF2_ERR              37
+#define ARIZONA_IRQ_AIF1_ERR              38
+#define ARIZONA_IRQ_CTRLIF_ERR            39
+#define ARIZONA_IRQ_MIXER_DROPPED_SAMPLES 40
+#define ARIZONA_IRQ_ASYNC_CLK_ENA_LOW     41
+#define ARIZONA_IRQ_SYSCLK_ENA_LOW        42
+#define ARIZONA_IRQ_ISRC1_CFG_ERR         43
+#define ARIZONA_IRQ_ISRC2_CFG_ERR         44
+#define ARIZONA_IRQ_BOOT_DONE             45
+#define ARIZONA_IRQ_DCS_DAC_DONE          46
+#define ARIZONA_IRQ_DCS_HP_DONE           47
+#define ARIZONA_IRQ_FLL2_CLOCK_OK         48
+#define ARIZONA_IRQ_FLL1_CLOCK_OK         49
+
+#define ARIZONA_NUM_IRQ                   50
+
+struct arizona {
+        struct regmap *regmap;
+        struct device *dev;
+
+        enum arizona_type type;
+        unsigned int rev;
+
+        int num_core_supplies;
+        struct regulator_bulk_data core_supplies[ARIZONA_MAX_CORE_SUPPLIES];
+        struct regulator *dcvdd;
+
+        struct arizona_pdata pdata;
+
+        int irq;
+        struct irq_domain *virq;
+        struct regmap_irq_chip_data *aod_irq_chip;
+        struct regmap_irq_chip_data *irq_chip;
+
+        struct mutex clk_lock;
+        int clk32k_ref;
+};
+
+int arizona_clk32k_enable(struct arizona *arizona);
+int arizona_clk32k_disable(struct arizona *arizona);
+
+int arizona_request_irq(struct arizona *arizona, int irq, char *name,
+                        irq_handler_t handler, void *data);
+void arizona_free_irq(struct arizona *arizona, int irq, void *data);
+int arizona_set_irq_wake(struct arizona *arizona, int irq, int on);
+
+int wm5102_patch(struct arizona *arizona);
+int wm5110_patch(struct arizona *arizona);
+
+#endif
diff --git a/include/linux/mfd/arizona/pdata.h b/include/linux/mfd/arizona/pdata.h
new file mode 100644
index 000000000000..7ab442905a57
--- /dev/null
+++ b/include/linux/mfd/arizona/pdata.h
@@ -0,0 +1,119 @@
+/*
+ * Platform data for Arizona devices
+ *
+ * Copyright 2012 Wolfson Microelectronics. PLC.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+#ifndef _ARIZONA_PDATA_H
+#define _ARIZONA_PDATA_H
+
+#define ARIZONA_GPN_DIR                          0x8000  /* GPN_DIR */
+#define ARIZONA_GPN_DIR_MASK                     0x8000  /* GPN_DIR */
+#define ARIZONA_GPN_DIR_SHIFT                        15  /* GPN_DIR */
+#define ARIZONA_GPN_DIR_WIDTH                         1  /* GPN_DIR */
+#define ARIZONA_GPN_PU                           0x4000  /* GPN_PU */
+#define ARIZONA_GPN_PU_MASK                      0x4000  /* GPN_PU */
+#define ARIZONA_GPN_PU_SHIFT                         14  /* GPN_PU */
+#define ARIZONA_GPN_PU_WIDTH                          1  /* GPN_PU */
+#define ARIZONA_GPN_PD                           0x2000  /* GPN_PD */
+#define ARIZONA_GPN_PD_MASK                      0x2000  /* GPN_PD */
+#define ARIZONA_GPN_PD_SHIFT                         13  /* GPN_PD */
+#define ARIZONA_GPN_PD_WIDTH                          1  /* GPN_PD */
+#define ARIZONA_GPN_LVL                          0x0800  /* GPN_LVL */
+#define ARIZONA_GPN_LVL_MASK                     0x0800  /* GPN_LVL */
+#define ARIZONA_GPN_LVL_SHIFT                        11  /* GPN_LVL */
+#define ARIZONA_GPN_LVL_WIDTH                         1  /* GPN_LVL */
+#define ARIZONA_GPN_POL                          0x0400  /* GPN_POL */
+#define ARIZONA_GPN_POL_MASK                     0x0400  /* GPN_POL */
+#define ARIZONA_GPN_POL_SHIFT                        10  /* GPN_POL */
+#define ARIZONA_GPN_POL_WIDTH                         1  /* GPN_POL */
+#define ARIZONA_GPN_OP_CFG                       0x0200  /* GPN_OP_CFG */
+#define ARIZONA_GPN_OP_CFG_MASK                  0x0200  /* GPN_OP_CFG */
+#define ARIZONA_GPN_OP_CFG_SHIFT                      9  /* GPN_OP_CFG */
+#define ARIZONA_GPN_OP_CFG_WIDTH                      1  /* GPN_OP_CFG */
+#define ARIZONA_GPN_DB                           0x0100  /* GPN_DB */
+#define ARIZONA_GPN_DB_MASK                      0x0100  /* GPN_DB */
+#define ARIZONA_GPN_DB_SHIFT                          8  /* GPN_DB */
+#define ARIZONA_GPN_DB_WIDTH                          1  /* GPN_DB */
+#define ARIZONA_GPN_FN_MASK                      0x007F  /* GPN_FN - [6:0] */
+#define ARIZONA_GPN_FN_SHIFT                          0  /* GPN_FN - [6:0] */
+#define ARIZONA_GPN_FN_WIDTH                          7  /* GPN_FN - [6:0] */
+
+#define ARIZONA_MAX_GPIO 5
+
+#define ARIZONA_32KZ_MCLK1 1
+#define ARIZONA_32KZ_MCLK2 2
+#define ARIZONA_32KZ_NONE  3
+
+#define ARIZONA_MAX_INPUT 4
+
+#define ARIZONA_DMIC_MICVDD   0
+#define ARIZONA_DMIC_MICBIAS1 1
+#define ARIZONA_DMIC_MICBIAS2 2
+#define ARIZONA_DMIC_MICBIAS3 3
+
+#define ARIZONA_INMODE_DIFF 0
+#define ARIZONA_INMODE_SE   1
+#define ARIZONA_INMODE_DMIC 2
+
+#define ARIZONA_MAX_OUTPUT 6
+
+#define ARIZONA_MAX_PDM_SPK 2
+
+struct regulator_init_data;
+
+struct arizona_micd_config {
+        unsigned int src;
+        unsigned int bias;
+        bool gpio;
+};
+
+struct arizona_pdata {
+        int reset;      /** GPIO controlling /RESET, if any */
+        int ldoena;     /** GPIO controlling LODENA, if any */
+
+        /** Regulator configuration for MICVDD */
+        struct regulator_init_data *micvdd;
+
+        /** Regulator configuration for LDO1 */
+        struct regulator_init_data *ldo1;
+
+        /** If a direct 32kHz clock is provided on an MCLK specify it here */
+        int clk32k_src;
+
+        bool irq_active_high; /** IRQ polarity */
+
+        /* Base GPIO */
+        int gpio_base;
+
+        /** Pin state for GPIO pins */
+        int gpio_defaults[ARIZONA_MAX_GPIO];
+
+        /** GPIO for mic detection polarity */
+        int micd_pol_gpio;
+
+        /** Headset polarity configurations */
+        struct arizona_micd_config *micd_configs;
+        int num_micd_configs;
+
+        /** Reference voltage for DMIC inputs */
+        int dmic_ref[ARIZONA_MAX_INPUT];
+
+        /** Mode of input structures */
+        int inmode[ARIZONA_MAX_INPUT];
+
+        /** Mode for outputs */
+        bool out_mono[ARIZONA_MAX_OUTPUT];
+
+        /** PDM speaker mute setting */
+        unsigned int spk_mute[ARIZONA_MAX_PDM_SPK];
+
+        /** PDM speaker format */
+        unsigned int spk_fmt[ARIZONA_MAX_PDM_SPK];
+};
+
+#endif
diff --git a/include/linux/mfd/arizona/registers.h b/include/linux/mfd/arizona/registers.h
new file mode 100644
index 000000000000..7671a287dfee
--- /dev/null
+++ b/include/linux/mfd/arizona/registers.h
@@ -0,0 +1,6594 @@
+/*
+ * ARIZONA register definitions
+ *
+ * Copyright 2012 Wolfson Microelectronics plc
+ *
+ * Author: Mark Brown <broonie@opensource.wolfsonmicro.com>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+#ifndef _ARIZONA_REGISTERS_H
+#define _ARIZONA_REGISTERS_H
+
+/*
+ * Register values.
+ */
+#define ARIZONA_SOFTWARE_RESET                   0x00
+#define ARIZONA_DEVICE_REVISION                  0x01
+#define ARIZONA_CTRL_IF_SPI_CFG_1                0x08
+#define ARIZONA_CTRL_IF_I2C1_CFG_1               0x09
+#define ARIZONA_CTRL_IF_I2C2_CFG_1               0x0A
+#define ARIZONA_CTRL_IF_I2C1_CFG_2               0x0B
+#define ARIZONA_CTRL_IF_I2C2_CFG_2               0x0C
+#define ARIZONA_CTRL_IF_STATUS_1                 0x0D
+#define ARIZONA_WRITE_SEQUENCER_CTRL_0           0x16
+#define ARIZONA_WRITE_SEQUENCER_CTRL_1           0x17
+#define ARIZONA_WRITE_SEQUENCER_CTRL_2           0x18
+#define ARIZONA_WRITE_SEQUENCER_PROM             0x1A
+#define ARIZONA_TONE_GENERATOR_1                 0x20
+#define ARIZONA_TONE_GENERATOR_2                 0x21
+#define ARIZONA_TONE_GENERATOR_3                 0x22
+#define ARIZONA_TONE_GENERATOR_4                 0x23
+#define ARIZONA_TONE_GENERATOR_5                 0x24
+#define ARIZONA_PWM_DRIVE_1                      0x30
+#define ARIZONA_PWM_DRIVE_2                      0x31
+#define ARIZONA_PWM_DRIVE_3                      0x32
+#define ARIZONA_WAKE_CONTROL                     0x40
+#define ARIZONA_SEQUENCE_CONTROL                 0x41
+#define ARIZONA_SAMPLE_RATE_SEQUENCE_SELECT_1    0x61
+#define ARIZONA_SAMPLE_RATE_SEQUENCE_SELECT_2    0x62
+#define ARIZONA_SAMPLE_RATE_SEQUENCE_SELECT_3    0x63
+#define ARIZONA_SAMPLE_RATE_SEQUENCE_SELECT_4    0x64
+#define ARIZONA_ALWAYS_ON_TRIGGERS_SEQUENCE_SELECT_1 0x68
+#define ARIZONA_ALWAYS_ON_TRIGGERS_SEQUENCE_SELECT_2 0x69
+#define ARIZONA_ALWAYS_ON_TRIGGERS_SEQUENCE_SELECT_3 0x6A
+#define ARIZONA_ALWAYS_ON_TRIGGERS_SEQUENCE_SELECT_4 0x6B
+#define ARIZONA_ALWAYS_ON_TRIGGERS_SEQUENCE_SELECT_5 0x6C
+#define ARIZONA_ALWAYS_ON_TRIGGERS_SEQUENCE_SELECT_6 0x6D
+#define ARIZONA_COMFORT_NOISE_GENERATOR          0x70
+#define ARIZONA_HAPTICS_CONTROL_1                0x90
+#define ARIZONA_HAPTICS_CONTROL_2                0x91
+#define ARIZONA_HAPTICS_PHASE_1_INTENSITY        0x92
+#define ARIZONA_HAPTICS_PHASE_1_DURATION         0x93
+#define ARIZONA_HAPTICS_PHASE_2_INTENSITY        0x94
+#define ARIZONA_HAPTICS_PHASE_2_DURATION         0x95
+#define ARIZONA_HAPTICS_PHASE_3_INTENSITY        0x96
+#define ARIZONA_HAPTICS_PHASE_3_DURATION         0x97
+#define ARIZONA_HAPTICS_STATUS                   0x98
+#define ARIZONA_CLOCK_32K_1                      0x100
+#define ARIZONA_SYSTEM_CLOCK_1                   0x101
+#define ARIZONA_SAMPLE_RATE_1                    0x102
+#define ARIZONA_SAMPLE_RATE_2                    0x103
+#define ARIZONA_SAMPLE_RATE_3                    0x104
+#define ARIZONA_SAMPLE_RATE_1_STATUS             0x10A
+#define ARIZONA_SAMPLE_RATE_2_STATUS             0x10B
+#define ARIZONA_SAMPLE_RATE_3_STATUS             0x10C
+#define ARIZONA_ASYNC_CLOCK_1                    0x112
+#define ARIZONA_ASYNC_SAMPLE_RATE_1              0x113
+#define ARIZONA_ASYNC_SAMPLE_RATE_1_STATUS       0x11B
+#define ARIZONA_OUTPUT_SYSTEM_CLOCK              0x149
+#define ARIZONA_OUTPUT_ASYNC_CLOCK               0x14A
+#define ARIZONA_RATE_ESTIMATOR_1                 0x152
+#define ARIZONA_RATE_ESTIMATOR_2                 0x153
+#define ARIZONA_RATE_ESTIMATOR_3                 0x154
+#define ARIZONA_RATE_ESTIMATOR_4                 0x155
+#define ARIZONA_RATE_ESTIMATOR_5                 0x156
+#define ARIZONA_FLL1_CONTROL_1                   0x171
+#define ARIZONA_FLL1_CONTROL_2                   0x172
+#define ARIZONA_FLL1_CONTROL_3                   0x173
+#define ARIZONA_FLL1_CONTROL_4                   0x174
+#define ARIZONA_FLL1_CONTROL_5                   0x175
+#define ARIZONA_FLL1_CONTROL_6                   0x176
+#define ARIZONA_FLL1_LOOP_FILTER_TEST_1          0x177
+#define ARIZONA_FLL1_NCO_TEST_0                  0x178
+#define ARIZONA_FLL1_SYNCHRONISER_1              0x181
+#define ARIZONA_FLL1_SYNCHRONISER_2              0x182
+#define ARIZONA_FLL1_SYNCHRONISER_3              0x183
+#define ARIZONA_FLL1_SYNCHRONISER_4              0x184
+#define ARIZONA_FLL1_SYNCHRONISER_5              0x185
+#define ARIZONA_FLL1_SYNCHRONISER_6              0x186
+#define ARIZONA_FLL1_SPREAD_SPECTRUM             0x189
+#define ARIZONA_FLL1_GPIO_CLOCK                  0x18A
+#define ARIZONA_FLL2_CONTROL_1                   0x191
+#define ARIZONA_FLL2_CONTROL_2                   0x192
+#define ARIZONA_FLL2_CONTROL_3                   0x193
+#define ARIZONA_FLL2_CONTROL_4                   0x194
+#define ARIZONA_FLL2_CONTROL_5                   0x195
+#define ARIZONA_FLL2_CONTROL_6                   0x196
+#define ARIZONA_FLL2_LOOP_FILTER_TEST_1          0x197
+#define ARIZONA_FLL2_NCO_TEST_0                  0x198
+#define ARIZONA_FLL2_SYNCHRONISER_1              0x1A1
+#define ARIZONA_FLL2_SYNCHRONISER_2              0x1A2
+#define ARIZONA_FLL2_SYNCHRONISER_3              0x1A3
+#define ARIZONA_FLL2_SYNCHRONISER_4              0x1A4
+#define ARIZONA_FLL2_SYNCHRONISER_5              0x1A5
+#define ARIZONA_FLL2_SYNCHRONISER_6              0x1A6
+#define ARIZONA_FLL2_SPREAD_SPECTRUM             0x1A9
+#define ARIZONA_FLL2_GPIO_CLOCK                  0x1AA
+#define ARIZONA_MIC_CHARGE_PUMP_1                0x200
+#define ARIZONA_LDO1_CONTROL_1                   0x210
+#define ARIZONA_LDO2_CONTROL_1                   0x213
+#define ARIZONA_MIC_BIAS_CTRL_1                  0x218
+#define ARIZONA_MIC_BIAS_CTRL_2                  0x219
+#define ARIZONA_MIC_BIAS_CTRL_3                  0x21A
+#define ARIZONA_ACCESSORY_DETECT_MODE_1          0x293
+#define ARIZONA_HEADPHONE_DETECT_1               0x29B
+#define ARIZONA_HEADPHONE_DETECT_2               0x29C
+#define ARIZONA_MIC_DETECT_1                     0x2A3
+#define ARIZONA_MIC_DETECT_2                     0x2A4
+#define ARIZONA_MIC_DETECT_3                     0x2A5
+#define ARIZONA_MIC_NOISE_MIX_CONTROL_1          0x2C3
+#define ARIZONA_ISOLATION_CONTROL                0x2CB
+#define ARIZONA_JACK_DETECT_ANALOGUE             0x2D3
+#define ARIZONA_INPUT_ENABLES                    0x300
+#define ARIZONA_INPUT_ENABLES_STATUS             0x301
+#define ARIZONA_INPUT_RATE                       0x308
+#define ARIZONA_INPUT_VOLUME_RAMP                0x309
+#define ARIZONA_IN1L_CONTROL                     0x310
+#define ARIZONA_ADC_DIGITAL_VOLUME_1L            0x311
+#define ARIZONA_DMIC1L_CONTROL                   0x312
+#define ARIZONA_IN1R_CONTROL                     0x314
+#define ARIZONA_ADC_DIGITAL_VOLUME_1R            0x315
+#define ARIZONA_DMIC1R_CONTROL                   0x316
+#define ARIZONA_IN2L_CONTROL                     0x318
+#define ARIZONA_ADC_DIGITAL_VOLUME_2L            0x319
+#define ARIZONA_DMIC2L_CONTROL                   0x31A
+#define ARIZONA_IN2R_CONTROL                     0x31C
+#define ARIZONA_ADC_DIGITAL_VOLUME_2R            0x31D
+#define ARIZONA_DMIC2R_CONTROL                   0x31E
+#define ARIZONA_IN3L_CONTROL                     0x320
+#define ARIZONA_ADC_DIGITAL_VOLUME_3L            0x321
+#define ARIZONA_DMIC3L_CONTROL                   0x322
+#define ARIZONA_IN3R_CONTROL                     0x324
+#define ARIZONA_ADC_DIGITAL_VOLUME_3R            0x325
+#define ARIZONA_DMIC3R_CONTROL                   0x326
+#define ARIZONA_IN4L_CONTROL                     0x328
+#define ARIZONA_ADC_DIGITAL_VOLUME_4L            0x329
+#define ARIZONA_DMIC4L_CONTROL                   0x32A
+#define ARIZONA_ADC_DIGITAL_VOLUME_4R            0x32D
+#define ARIZONA_DMIC4R_CONTROL                   0x32E
+#define ARIZONA_OUTPUT_ENABLES_1                 0x400
+#define ARIZONA_OUTPUT_STATUS_1                  0x401
+#define ARIZONA_RAW_OUTPUT_STATUS_1              0x406
+#define ARIZONA_OUTPUT_RATE_1                    0x408
+#define ARIZONA_OUTPUT_VOLUME_RAMP               0x409
+#define ARIZONA_OUTPUT_PATH_CONFIG_1L            0x410
+#define ARIZONA_DAC_DIGITAL_VOLUME_1L            0x411
+#define ARIZONA_DAC_VOLUME_LIMIT_1L              0x412
+#define ARIZONA_NOISE_GATE_SELECT_1L             0x413
+#define ARIZONA_OUTPUT_PATH_CONFIG_1R            0x414
+#define ARIZONA_DAC_DIGITAL_VOLUME_1R            0x415
+#define ARIZONA_DAC_VOLUME_LIMIT_1R              0x416
+#define ARIZONA_NOISE_GATE_SELECT_1R             0x417
+#define ARIZONA_OUTPUT_PATH_CONFIG_2L            0x418
+#define ARIZONA_DAC_DIGITAL_VOLUME_2L            0x419
+#define ARIZONA_DAC_VOLUME_LIMIT_2L              0x41A
+#define ARIZONA_NOISE_GATE_SELECT_2L             0x41B
+#define ARIZONA_OUTPUT_PATH_CONFIG_2R            0x41C
+#define ARIZONA_DAC_DIGITAL_VOLUME_2R            0x41D
+#define ARIZONA_DAC_VOLUME_LIMIT_2R              0x41E
+#define ARIZONA_NOISE_GATE_SELECT_2R             0x41F
+#define ARIZONA_OUTPUT_PATH_CONFIG_3L            0x420
+#define ARIZONA_DAC_DIGITAL_VOLUME_3L            0x421
+#define ARIZONA_DAC_VOLUME_LIMIT_3L              0x422
+#define ARIZONA_NOISE_GATE_SELECT_3L             0x423
+#define ARIZONA_OUTPUT_PATH_CONFIG_3R            0x424
+#define ARIZONA_DAC_DIGITAL_VOLUME_3R            0x425
+#define ARIZONA_DAC_VOLUME_LIMIT_3R              0x426
+#define ARIZONA_NOISE_GATE_SELECT_3R             0x427
+#define ARIZONA_OUTPUT_PATH_CONFIG_4L            0x428
+#define ARIZONA_DAC_DIGITAL_VOLUME_4L            0x429
+#define ARIZONA_OUT_VOLUME_4L                    0x42A
+#define ARIZONA_NOISE_GATE_SELECT_4L             0x42B
+#define ARIZONA_OUTPUT_PATH_CONFIG_4R            0x42C
+#define ARIZONA_DAC_DIGITAL_VOLUME_4R            0x42D
+#define ARIZONA_OUT_VOLUME_4R                    0x42E
+#define ARIZONA_NOISE_GATE_SELECT_4R             0x42F
+#define ARIZONA_OUTPUT_PATH_CONFIG_5L            0x430
+#define ARIZONA_DAC_DIGITAL_VOLUME_5L            0x431
+#define ARIZONA_DAC_VOLUME_LIMIT_5L              0x432
+#define ARIZONA_NOISE_GATE_SELECT_5L             0x433
+#define ARIZONA_OUTPUT_PATH_CONFIG_5R            0x434
+#define ARIZONA_DAC_DIGITAL_VOLUME_5R            0x435
+#define ARIZONA_DAC_VOLUME_LIMIT_5R              0x436
+#define ARIZONA_NOISE_GATE_SELECT_5R             0x437
+#define ARIZONA_OUTPUT_PATH_CONFIG_6L            0x438
+#define ARIZONA_DAC_DIGITAL_VOLUME_6L            0x439
+#define ARIZONA_DAC_VOLUME_LIMIT_6L              0x43A
+#define ARIZONA_NOISE_GATE_SELECT_6L             0x43B
+#define ARIZONA_OUTPUT_PATH_CONFIG_6R            0x43C
+#define ARIZONA_DAC_DIGITAL_VOLUME_6R            0x43D
+#define ARIZONA_DAC_VOLUME_LIMIT_6R              0x43E
+#define ARIZONA_NOISE_GATE_SELECT_6R             0x43F
+#define ARIZONA_DAC_AEC_CONTROL_1                0x450
+#define ARIZONA_NOISE_GATE_CONTROL               0x458
+#define ARIZONA_PDM_SPK1_CTRL_1                  0x490
+#define ARIZONA_PDM_SPK1_CTRL_2                  0x491
+#define ARIZONA_PDM_SPK2_CTRL_1                  0x492
+#define ARIZONA_PDM_SPK2_CTRL_2                  0x493
+#define ARIZONA_DAC_COMP_1                       0x4DC
+#define ARIZONA_DAC_COMP_2                       0x4DD
+#define ARIZONA_DAC_COMP_3                       0x4DE
+#define ARIZONA_DAC_COMP_4                       0x4DF
+#define ARIZONA_AIF1_BCLK_CTRL                   0x500
+#define ARIZONA_AIF1_TX_PIN_CTRL                 0x501
+#define ARIZONA_AIF1_RX_PIN_CTRL                 0x502
+#define ARIZONA_AIF1_RATE_CTRL                   0x503
+#define ARIZONA_AIF1_FORMAT                      0x504
+#define ARIZONA_AIF1_TX_BCLK_RATE                0x505
+#define ARIZONA_AIF1_RX_BCLK_RATE                0x506
+#define ARIZONA_AIF1_FRAME_CTRL_1                0x507
+#define ARIZONA_AIF1_FRAME_CTRL_2                0x508
+#define ARIZONA_AIF1_FRAME_CTRL_3                0x509
+#define ARIZONA_AIF1_FRAME_CTRL_4                0x50A
+#define ARIZONA_AIF1_FRAME_CTRL_5                0x50B
+#define ARIZONA_AIF1_FRAME_CTRL_6                0x50C
+#define ARIZONA_AIF1_FRAME_CTRL_7                0x50D
+#define ARIZONA_AIF1_FRAME_CTRL_8                0x50E
+#define ARIZONA_AIF1_FRAME_CTRL_9                0x50F
+#define ARIZONA_AIF1_FRAME_CTRL_10               0x510
+#define ARIZONA_AIF1_FRAME_CTRL_11               0x511
+#define ARIZONA_AIF1_FRAME_CTRL_12               0x512
+#define ARIZONA_AIF1_FRAME_CTRL_13               0x513
+#define ARIZONA_AIF1_FRAME_CTRL_14               0x514
+#define ARIZONA_AIF1_FRAME_CTRL_15               0x515
+#define ARIZONA_AIF1_FRAME_CTRL_16               0x516
+#define ARIZONA_AIF1_FRAME_CTRL_17               0x517
+#define ARIZONA_AIF1_FRAME_CTRL_18               0x518
+#define ARIZONA_AIF1_TX_ENABLES                  0x519
+#define ARIZONA_AIF1_RX_ENABLES                  0x51A
+#define ARIZONA_AIF1_FORCE_WRITE                 0x51B
+#define ARIZONA_AIF2_BCLK_CTRL                   0x540
+#define ARIZONA_AIF2_TX_PIN_CTRL                 0x541
+#define ARIZONA_AIF2_RX_PIN_CTRL                 0x542
+#define ARIZONA_AIF2_RATE_CTRL                   0x543
+#define ARIZONA_AIF2_FORMAT                      0x544
+#define ARIZONA_AIF2_TX_BCLK_RATE                0x545
+#define ARIZONA_AIF2_RX_BCLK_RATE                0x546
+#define ARIZONA_AIF2_FRAME_CTRL_1                0x547
+#define ARIZONA_AIF2_FRAME_CTRL_2                0x548
+#define ARIZONA_AIF2_FRAME_CTRL_3                0x549
+#define ARIZONA_AIF2_FRAME_CTRL_4                0x54A
+#define ARIZONA_AIF2_FRAME_CTRL_11               0x551
+#define ARIZONA_AIF2_FRAME_CTRL_12               0x552
+#define ARIZONA_AIF2_TX_ENABLES                  0x559
+#define ARIZONA_AIF2_RX_ENABLES                  0x55A
+#define ARIZONA_AIF2_FORCE_WRITE                 0x55B
+#define ARIZONA_AIF3_BCLK_CTRL                   0x580
+#define ARIZONA_AIF3_TX_PIN_CTRL                 0x581
+#define ARIZONA_AIF3_RX_PIN_CTRL                 0x582
+#define ARIZONA_AIF3_RATE_CTRL                   0x583
+#define ARIZONA_AIF3_FORMAT                      0x584
+#define ARIZONA_AIF3_TX_BCLK_RATE                0x585
+#define ARIZONA_AIF3_RX_BCLK_RATE                0x586
+#define ARIZONA_AIF3_FRAME_CTRL_1                0x587
+#define ARIZONA_AIF3_FRAME_CTRL_2                0x588
+#define ARIZONA_AIF3_FRAME_CTRL_3                0x589
+#define ARIZONA_AIF3_FRAME_CTRL_4                0x58A
+#define ARIZONA_AIF3_FRAME_CTRL_11               0x591
+#define ARIZONA_AIF3_FRAME_CTRL_12               0x592
+#define ARIZONA_AIF3_TX_ENABLES                  0x599
+#define ARIZONA_AIF3_RX_ENABLES                  0x59A
+#define ARIZONA_AIF3_FORCE_WRITE                 0x59B
+#define ARIZONA_SLIMBUS_FRAMER_REF_GEAR          0x5E3
+#define ARIZONA_SLIMBUS_RATES_1                  0x5E5
+#define ARIZONA_SLIMBUS_RATES_2                  0x5E6
+#define ARIZONA_SLIMBUS_RATES_3                  0x5E7
+#define ARIZONA_SLIMBUS_RATES_4                  0x5E8
+#define ARIZONA_SLIMBUS_RATES_5                  0x5E9
+#define ARIZONA_SLIMBUS_RATES_6                  0x5EA
+#define ARIZONA_SLIMBUS_RATES_7                  0x5EB
+#define ARIZONA_SLIMBUS_RATES_8                  0x5EC
+#define ARIZONA_SLIMBUS_RX_CHANNEL_ENABLE        0x5F5
+#define ARIZONA_SLIMBUS_TX_CHANNEL_ENABLE        0x5F6
+#define ARIZONA_SLIMBUS_RX_PORT_STATUS           0x5F7
+#define ARIZONA_SLIMBUS_TX_PORT_STATUS           0x5F8
+#define ARIZONA_PWM1MIX_INPUT_1_SOURCE           0x640
+#define ARIZONA_PWM1MIX_INPUT_1_VOLUME           0x641
+#define ARIZONA_PWM1MIX_INPUT_2_SOURCE           0x642
+#define ARIZONA_PWM1MIX_INPUT_2_VOLUME           0x643
+#define ARIZONA_PWM1MIX_INPUT_3_SOURCE           0x644
+#define ARIZONA_PWM1MIX_INPUT_3_VOLUME           0x645
+#define ARIZONA_PWM1MIX_INPUT_4_SOURCE           0x646
+#define ARIZONA_PWM1MIX_INPUT_4_VOLUME           0x647
+#define ARIZONA_PWM2MIX_INPUT_1_SOURCE           0x648
+#define ARIZONA_PWM2MIX_INPUT_1_VOLUME           0x649
+#define ARIZONA_PWM2MIX_INPUT_2_SOURCE           0x64A
+#define ARIZONA_PWM2MIX_INPUT_2_VOLUME           0x64B
+#define ARIZONA_PWM2MIX_INPUT_3_SOURCE           0x64C
+#define ARIZONA_PWM2MIX_INPUT_3_VOLUME           0x64D
+#define ARIZONA_PWM2MIX_INPUT_4_SOURCE           0x64E
+#define ARIZONA_PWM2MIX_INPUT_4_VOLUME           0x64F
+#define ARIZONA_MICMIX_INPUT_1_SOURCE            0x660
+#define ARIZONA_MICMIX_INPUT_1_VOLUME            0x661
+#define ARIZONA_MICMIX_INPUT_2_SOURCE            0x662
+#define ARIZONA_MICMIX_INPUT_2_VOLUME            0x663
+#define ARIZONA_MICMIX_INPUT_3_SOURCE            0x664
+#define ARIZONA_MICMIX_INPUT_3_VOLUME            0x665
+#define ARIZONA_MICMIX_INPUT_4_SOURCE            0x666
+#define ARIZONA_MICMIX_INPUT_4_VOLUME            0x667
+#define ARIZONA_NOISEMIX_INPUT_1_SOURCE          0x668
+#define ARIZONA_NOISEMIX_INPUT_1_VOLUME          0x669
+#define ARIZONA_NOISEMIX_INPUT_2_SOURCE          0x66A
+#define ARIZONA_NOISEMIX_INPUT_2_VOLUME          0x66B
+#define ARIZONA_NOISEMIX_INPUT_3_SOURCE          0x66C
+#define ARIZONA_NOISEMIX_INPUT_3_VOLUME          0x66D
+#define ARIZONA_NOISEMIX_INPUT_4_SOURCE          0x66E
+#define ARIZONA_NOISEMIX_INPUT_4_VOLUME          0x66F
+#define ARIZONA_OUT1LMIX_INPUT_1_SOURCE          0x680
+#define ARIZONA_OUT1LMIX_INPUT_1_VOLUME          0x681
+#define ARIZONA_OUT1LMIX_INPUT_2_SOURCE          0x682
+#define ARIZONA_OUT1LMIX_INPUT_2_VOLUME          0x683
+#define ARIZONA_OUT1LMIX_INPUT_3_SOURCE          0x684
+#define ARIZONA_OUT1LMIX_INPUT_3_VOLUME          0x685
+#define ARIZONA_OUT1LMIX_INPUT_4_SOURCE          0x686
+#define ARIZONA_OUT1LMIX_INPUT_4_VOLUME          0x687
+#define ARIZONA_OUT1RMIX_INPUT_1_SOURCE          0x688
+#define ARIZONA_OUT1RMIX_INPUT_1_VOLUME          0x689
+#define ARIZONA_OUT1RMIX_INPUT_2_SOURCE          0x68A
+#define ARIZONA_OUT1RMIX_INPUT_2_VOLUME          0x68B
+#define ARIZONA_OUT1RMIX_INPUT_3_SOURCE          0x68C
+#define ARIZONA_OUT1RMIX_INPUT_3_VOLUME          0x68D
+#define ARIZONA_OUT1RMIX_INPUT_4_SOURCE          0x68E
+#define ARIZONA_OUT1RMIX_INPUT_4_VOLUME          0x68F
+#define ARIZONA_OUT2LMIX_INPUT_1_SOURCE          0x690
+#define ARIZONA_OUT2LMIX_INPUT_1_VOLUME          0x691
+#define ARIZONA_OUT2LMIX_INPUT_2_SOURCE          0x692
+#define ARIZONA_OUT2LMIX_INPUT_2_VOLUME          0x693
+#define ARIZONA_OUT2LMIX_INPUT_3_SOURCE          0x694
+#define ARIZONA_OUT2LMIX_INPUT_3_VOLUME          0x695
+#define ARIZONA_OUT2LMIX_INPUT_4_SOURCE          0x696
+#define ARIZONA_OUT2LMIX_INPUT_4_VOLUME          0x697
+#define ARIZONA_OUT2RMIX_INPUT_1_SOURCE          0x698
+#define ARIZONA_OUT2RMIX_INPUT_1_VOLUME          0x699
+#define ARIZONA_OUT2RMIX_INPUT_2_SOURCE          0x69A
+#define ARIZONA_OUT2RMIX_INPUT_2_VOLUME          0x69B
+#define ARIZONA_OUT2RMIX_INPUT_3_SOURCE          0x69C
+#define ARIZONA_OUT2RMIX_INPUT_3_VOLUME          0x69D
+#define ARIZONA_OUT2RMIX_INPUT_4_SOURCE          0x69E
+#define ARIZONA_OUT2RMIX_INPUT_4_VOLUME          0x69F
+#define ARIZONA_OUT3LMIX_INPUT_1_SOURCE          0x6A0
+#define ARIZONA_OUT3LMIX_INPUT_1_VOLUME          0x6A1
+#define ARIZONA_OUT3LMIX_INPUT_2_SOURCE          0x6A2
+#define ARIZONA_OUT3LMIX_INPUT_2_VOLUME          0x6A3
+#define ARIZONA_OUT3LMIX_INPUT_3_SOURCE          0x6A4
+#define ARIZONA_OUT3LMIX_INPUT_3_VOLUME          0x6A5
+#define ARIZONA_OUT3LMIX_INPUT_4_SOURCE          0x6A6
+#define ARIZONA_OUT3LMIX_INPUT_4_VOLUME          0x6A7
+#define ARIZONA_OUT3RMIX_INPUT_1_SOURCE          0x6A8
+#define ARIZONA_OUT3RMIX_INPUT_1_VOLUME          0x6A9
+#define ARIZONA_OUT3RMIX_INPUT_2_SOURCE          0x6AA
+#define ARIZONA_OUT3RMIX_INPUT_2_VOLUME          0x6AB
+#define ARIZONA_OUT3RMIX_INPUT_3_SOURCE          0x6AC
+#define ARIZONA_OUT3RMIX_INPUT_3_VOLUME          0x6AD
+#define ARIZONA_OUT3RMIX_INPUT_4_SOURCE          0x6AE
+#define ARIZONA_OUT3RMIX_INPUT_4_VOLUME          0x6AF
+#define ARIZONA_OUT4LMIX_INPUT_1_SOURCE          0x6B0
+#define ARIZONA_OUT4LMIX_INPUT_1_VOLUME          0x6B1
+#define ARIZONA_OUT4LMIX_INPUT_2_SOURCE          0x6B2
+#define ARIZONA_OUT4LMIX_INPUT_2_VOLUME          0x6B3
+#define ARIZONA_OUT4LMIX_INPUT_3_SOURCE          0x6B4
+#define ARIZONA_OUT4LMIX_INPUT_3_VOLUME          0x6B5
+#define ARIZONA_OUT4LMIX_INPUT_4_SOURCE          0x6B6
+#define ARIZONA_OUT4LMIX_INPUT_4_VOLUME          0x6B7
+#define ARIZONA_OUT4RMIX_INPUT_1_SOURCE          0x6B8
+#define ARIZONA_OUT4RMIX_INPUT_1_VOLUME          0x6B9
+#define ARIZONA_OUT4RMIX_INPUT_2_SOURCE          0x6BA
+#define ARIZONA_OUT4RMIX_INPUT_2_VOLUME          0x6BB
+#define ARIZONA_OUT4RMIX_INPUT_3_SOURCE          0x6BC
+#define ARIZONA_OUT4RMIX_INPUT_3_VOLUME          0x6BD
+#define ARIZONA_OUT4RMIX_INPUT_4_SOURCE          0x6BE
+#define ARIZONA_OUT4RMIX_INPUT_4_VOLUME          0x6BF
+#define ARIZONA_OUT5LMIX_INPUT_1_SOURCE          0x6C0
+#define ARIZONA_OUT5LMIX_INPUT_1_VOLUME          0x6C1
+#define ARIZONA_OUT5LMIX_INPUT_2_SOURCE          0x6C2
+#define ARIZONA_OUT5LMIX_INPUT_2_VOLUME          0x6C3
+#define ARIZONA_OUT5LMIX_INPUT_3_SOURCE          0x6C4
+#define ARIZONA_OUT5LMIX_INPUT_3_VOLUME          0x6C5
+#define ARIZONA_OUT5LMIX_INPUT_4_SOURCE          0x6C6
+#define ARIZONA_OUT5LMIX_INPUT_4_VOLUME          0x6C7
+#define ARIZONA_OUT5RMIX_INPUT_1_SOURCE          0x6C8
+#define ARIZONA_OUT5RMIX_INPUT_1_VOLUME          0x6C9
+#define ARIZONA_OUT5RMIX_INPUT_2_SOURCE          0x6CA
+#define ARIZONA_OUT5RMIX_INPUT_2_VOLUME          0x6CB
+#define ARIZONA_OUT5RMIX_INPUT_3_SOURCE          0x6CC
+#define ARIZONA_OUT5RMIX_INPUT_3_VOLUME          0x6CD
+#define ARIZONA_OUT5RMIX_INPUT_4_SOURCE          0x6CE
+#define ARIZONA_OUT5RMIX_INPUT_4_VOLUME          0x6CF
+#define ARIZONA_OUT6LMIX_INPUT_1_SOURCE          0x6D0
+#define ARIZONA_OUT6LMIX_INPUT_1_VOLUME          0x6D1
+#define ARIZONA_OUT6LMIX_INPUT_2_SOURCE          0x6D2
+#define ARIZONA_OUT6LMIX_INPUT_2_VOLUME          0x6D3
+#define ARIZONA_OUT6LMIX_INPUT_3_SOURCE          0x6D4
+#define ARIZONA_OUT6LMIX_INPUT_3_VOLUME          0x6D5
+#define ARIZONA_OUT6LMIX_INPUT_4_SOURCE          0x6D6
+#define ARIZONA_OUT6LMIX_INPUT_4_VOLUME          0x6D7
+#define ARIZONA_OUT6RMIX_INPUT_1_SOURCE          0x6D8
+#define ARIZONA_OUT6RMIX_INPUT_1_VOLUME          0x6D9
+#define ARIZONA_OUT6RMIX_INPUT_2_SOURCE          0x6DA
+#define ARIZONA_OUT6RMIX_INPUT_2_VOLUME          0x6DB
+#define ARIZONA_OUT6RMIX_INPUT_3_SOURCE          0x6DC
+#define ARIZONA_OUT6RMIX_INPUT_3_VOLUME          0x6DD
+#define ARIZONA_OUT6RMIX_INPUT_4_SOURCE          0x6DE
+#define ARIZONA_OUT6RMIX_INPUT_4_VOLUME          0x6DF
+#define ARIZONA_AIF1TX1MIX_INPUT_1_SOURCE        0x700
+#define ARIZONA_AIF1TX1MIX_INPUT_1_VOLUME        0x701
+#define ARIZONA_AIF1TX1MIX_INPUT_2_SOURCE        0x702
+#define ARIZONA_AIF1TX1MIX_INPUT_2_VOLUME        0x703
+#define ARIZONA_AIF1TX1MIX_INPUT_3_SOURCE        0x704
+#define ARIZONA_AIF1TX1MIX_INPUT_3_VOLUME        0x705
+#define ARIZONA_AIF1TX1MIX_INPUT_4_SOURCE        0x706
+#define ARIZONA_AIF1TX1MIX_INPUT_4_VOLUME        0x707
+#define ARIZONA_AIF1TX2MIX_INPUT_1_SOURCE        0x708
+#define ARIZONA_AIF1TX2MIX_INPUT_1_VOLUME        0x709
+#define ARIZONA_AIF1TX2MIX_INPUT_2_SOURCE        0x70A
+#define ARIZONA_AIF1TX2MIX_INPUT_2_VOLUME        0x70B
+#define ARIZONA_AIF1TX2MIX_INPUT_3_SOURCE        0x70C
+#define ARIZONA_AIF1TX2MIX_INPUT_3_VOLUME        0x70D
+#define ARIZONA_AIF1TX2MIX_INPUT_4_SOURCE        0x70E
+#define ARIZONA_AIF1TX2MIX_INPUT_4_VOLUME        0x70F
+#define ARIZONA_AIF1TX3MIX_INPUT_1_SOURCE        0x710
+#define ARIZONA_AIF1TX3MIX_INPUT_1_VOLUME        0x711
+#define ARIZONA_AIF1TX3MIX_INPUT_2_SOURCE        0x712
+#define ARIZONA_AIF1TX3MIX_INPUT_2_VOLUME        0x713
+#define ARIZONA_AIF1TX3MIX_INPUT_3_SOURCE        0x714
+#define ARIZONA_AIF1TX3MIX_INPUT_3_VOLUME        0x715
+#define ARIZONA_AIF1TX3MIX_INPUT_4_SOURCE        0x716
+#define ARIZONA_AIF1TX3MIX_INPUT_4_VOLUME        0x717
+#define ARIZONA_AIF1TX4MIX_INPUT_1_SOURCE        0x718
+#define ARIZONA_AIF1TX4MIX_INPUT_1_VOLUME        0x719
+#define ARIZONA_AIF1TX4MIX_INPUT_2_SOURCE        0x71A
+#define ARIZONA_AIF1TX4MIX_INPUT_2_VOLUME        0x71B
+#define ARIZONA_AIF1TX4MIX_INPUT_3_SOURCE        0x71C
+#define ARIZONA_AIF1TX4MIX_INPUT_3_VOLUME        0x71D
+#define ARIZONA_AIF1TX4MIX_INPUT_4_SOURCE        0x71E
+#define ARIZONA_AIF1TX4MIX_INPUT_4_VOLUME        0x71F
+#define ARIZONA_AIF1TX5MIX_INPUT_1_SOURCE        0x720
+#define ARIZONA_AIF1TX5MIX_INPUT_1_VOLUME        0x721
+#define ARIZONA_AIF1TX5MIX_INPUT_2_SOURCE        0x722
+#define ARIZONA_AIF1TX5MIX_INPUT_2_VOLUME        0x723
+#define ARIZONA_AIF1TX5MIX_INPUT_3_SOURCE        0x724
+#define ARIZONA_AIF1TX5MIX_INPUT_3_VOLUME        0x725
+#define ARIZONA_AIF1TX5MIX_INPUT_4_SOURCE        0x726
+#define ARIZONA_AIF1TX5MIX_INPUT_4_VOLUME        0x727
+#define ARIZONA_AIF1TX6MIX_INPUT_1_SOURCE        0x728
+#define ARIZONA_AIF1TX6MIX_INPUT_1_VOLUME        0x729
+#define ARIZONA_AIF1TX6MIX_INPUT_2_SOURCE        0x72A
+#define ARIZONA_AIF1TX6MIX_INPUT_2_VOLUME        0x72B
+#define ARIZONA_AIF1TX6MIX_INPUT_3_SOURCE        0x72C
+#define ARIZONA_AIF1TX6MIX_INPUT_3_VOLUME        0x72D
+#define ARIZONA_AIF1TX6MIX_INPUT_4_SOURCE        0x72E
+#define ARIZONA_AIF1TX6MIX_INPUT_4_VOLUME        0x72F
+#define ARIZONA_AIF1TX7MIX_INPUT_1_SOURCE        0x730
+#define ARIZONA_AIF1TX7MIX_INPUT_1_VOLUME        0x731
+#define ARIZONA_AIF1TX7MIX_INPUT_2_SOURCE        0x732
+#define ARIZONA_AIF1TX7MIX_INPUT_2_VOLUME        0x733
+#define ARIZONA_AIF1TX7MIX_INPUT_3_SOURCE        0x734
+#define ARIZONA_AIF1TX7MIX_INPUT_3_VOLUME        0x735
+#define ARIZONA_AIF1TX7MIX_INPUT_4_SOURCE        0x736
+#define ARIZONA_AIF1TX7MIX_INPUT_4_VOLUME        0x737
+#define ARIZONA_AIF1TX8MIX_INPUT_1_SOURCE        0x738
+#define ARIZONA_AIF1TX8MIX_INPUT_1_VOLUME        0x739
+#define ARIZONA_AIF1TX8MIX_INPUT_2_SOURCE        0x73A
+#define ARIZONA_AIF1TX8MIX_INPUT_2_VOLUME        0x73B
+#define ARIZONA_AIF1TX8MIX_INPUT_3_SOURCE        0x73C
+#define ARIZONA_AIF1TX8MIX_INPUT_3_VOLUME        0x73D
+#define ARIZONA_AIF1TX8MIX_INPUT_4_SOURCE        0x73E
+#define ARIZONA_AIF1TX8MIX_INPUT_4_VOLUME        0x73F
+#define ARIZONA_AIF2TX1MIX_INPUT_1_SOURCE        0x740
+#define ARIZONA_AIF2TX1MIX_INPUT_1_VOLUME        0x741
+#define ARIZONA_AIF2TX1MIX_INPUT_2_SOURCE        0x742
+#define ARIZONA_AIF2TX1MIX_INPUT_2_VOLUME        0x743
+#define ARIZONA_AIF2TX1MIX_INPUT_3_SOURCE        0x744
+#define ARIZONA_AIF2TX1MIX_INPUT_3_VOLUME        0x745
+#define ARIZONA_AIF2TX1MIX_INPUT_4_SOURCE        0x746
+#define ARIZONA_AIF2TX1MIX_INPUT_4_VOLUME        0x747
+#define ARIZONA_AIF2TX2MIX_INPUT_1_SOURCE        0x748
+#define ARIZONA_AIF2TX2MIX_INPUT_1_VOLUME        0x749
+#define ARIZONA_AIF2TX2MIX_INPUT_2_SOURCE        0x74A
+#define ARIZONA_AIF2TX2MIX_INPUT_2_VOLUME        0x74B
+#define ARIZONA_AIF2TX2MIX_INPUT_3_SOURCE        0x74C
+#define ARIZONA_AIF2TX2MIX_INPUT_3_VOLUME        0x74D
+#define ARIZONA_AIF2TX2MIX_INPUT_4_SOURCE        0x74E
+#define ARIZONA_AIF2TX2MIX_INPUT_4_VOLUME        0x74F
+#define ARIZONA_AIF3TX1MIX_INPUT_1_SOURCE        0x780
+#define ARIZONA_AIF3TX1MIX_INPUT_1_VOLUME        0x781
+#define ARIZONA_AIF3TX1MIX_INPUT_2_SOURCE        0x782
+#define ARIZONA_AIF3TX1MIX_INPUT_2_VOLUME        0x783
+#define ARIZONA_AIF3TX1MIX_INPUT_3_SOURCE        0x784
+#define ARIZONA_AIF3TX1MIX_INPUT_3_VOLUME        0x785
+#define ARIZONA_AIF3TX1MIX_INPUT_4_SOURCE        0x786
+#define ARIZONA_AIF3TX1MIX_INPUT_4_VOLUME        0x787
+#define ARIZONA_AIF3TX2MIX_INPUT_1_SOURCE        0x788
+#define ARIZONA_AIF3TX2MIX_INPUT_1_VOLUME        0x789
+#define ARIZONA_AIF3TX2MIX_INPUT_2_SOURCE        0x78A
+#define ARIZONA_AIF3TX2MIX_INPUT_2_VOLUME        0x78B
+#define ARIZONA_AIF3TX2MIX_INPUT_3_SOURCE        0x78C
+#define ARIZONA_AIF3TX2MIX_INPUT_3_VOLUME        0x78D
+#define ARIZONA_AIF3TX2MIX_INPUT_4_SOURCE        0x78E
+#define ARIZONA_AIF3TX2MIX_INPUT_4_VOLUME        0x78F
+#define ARIZONA_SLIMTX1MIX_INPUT_1_SOURCE        0x7C0
+#define ARIZONA_SLIMTX1MIX_INPUT_1_VOLUME        0x7C1
+#define ARIZONA_SLIMTX1MIX_INPUT_2_SOURCE        0x7C2
+#define ARIZONA_SLIMTX1MIX_INPUT_2_VOLUME        0x7C3
+#define ARIZONA_SLIMTX1MIX_INPUT_3_SOURCE        0x7C4
+#define ARIZONA_SLIMTX1MIX_INPUT_3_VOLUME        0x7C5
+#define ARIZONA_SLIMTX1MIX_INPUT_4_SOURCE        0x7C6
+#define ARIZONA_SLIMTX1MIX_INPUT_4_VOLUME        0x7C7
+#define ARIZONA_SLIMTX2MIX_INPUT_1_SOURCE        0x7C8
+#define ARIZONA_SLIMTX2MIX_INPUT_1_VOLUME        0x7C9
+#define ARIZONA_SLIMTX2MIX_INPUT_2_SOURCE        0x7CA
+#define ARIZONA_SLIMTX2MIX_INPUT_2_VOLUME        0x7CB
+#define ARIZONA_SLIMTX2MIX_INPUT_3_SOURCE        0x7CC
+#define ARIZONA_SLIMTX2MIX_INPUT_3_VOLUME        0x7CD
+#define ARIZONA_SLIMTX2MIX_INPUT_4_SOURCE        0x7CE
+#define ARIZONA_SLIMTX2MIX_INPUT_4_VOLUME        0x7CF
+#define ARIZONA_SLIMTX3MIX_INPUT_1_SOURCE        0x7D0
+#define ARIZONA_SLIMTX3MIX_INPUT_1_VOLUME        0x7D1
+#define ARIZONA_SLIMTX3MIX_INPUT_2_SOURCE        0x7D2
+#define ARIZONA_SLIMTX3MIX_INPUT_2_VOLUME        0x7D3
+#define ARIZONA_SLIMTX3MIX_INPUT_3_SOURCE        0x7D4
+#define ARIZONA_SLIMTX3MIX_INPUT_3_VOLUME        0x7D5
+#define ARIZONA_SLIMTX3MIX_INPUT_4_SOURCE        0x7D6
+#define ARIZONA_SLIMTX3MIX_INPUT_4_VOLUME        0x7D7
+#define ARIZONA_SLIMTX4MIX_INPUT_1_SOURCE        0x7D8
+#define ARIZONA_SLIMTX4MIX_INPUT_1_VOLUME        0x7D9
+#define ARIZONA_SLIMTX4MIX_INPUT_2_SOURCE        0x7DA
+#define ARIZONA_SLIMTX4MIX_INPUT_2_VOLUME        0x7DB
+#define ARIZONA_SLIMTX4MIX_INPUT_3_SOURCE        0x7DC
+#define ARIZONA_SLIMTX4MIX_INPUT_3_VOLUME        0x7DD
+#define ARIZONA_SLIMTX4MIX_INPUT_4_SOURCE        0x7DE
+#define ARIZONA_SLIMTX4MIX_INPUT_4_VOLUME        0x7DF
+#define ARIZONA_SLIMTX5MIX_INPUT_1_SOURCE        0x7E0
+#define ARIZONA_SLIMTX5MIX_INPUT_1_VOLUME        0x7E1
+#define ARIZONA_SLIMTX5MIX_INPUT_2_SOURCE        0x7E2
+#define ARIZONA_SLIMTX5MIX_INPUT_2_VOLUME        0x7E3
+#define ARIZONA_SLIMTX5MIX_INPUT_3_SOURCE        0x7E4
+#define ARIZONA_SLIMTX5MIX_INPUT_3_VOLUME        0x7E5
+#define ARIZONA_SLIMTX5MIX_INPUT_4_SOURCE        0x7E6
+#define ARIZONA_SLIMTX5MIX_INPUT_4_VOLUME        0x7E7
+#define ARIZONA_SLIMTX6MIX_INPUT_1_SOURCE        0x7E8
+#define ARIZONA_SLIMTX6MIX_INPUT_1_VOLUME        0x7E9
+#define ARIZONA_SLIMTX6MIX_INPUT_2_SOURCE        0x7EA
+#define ARIZONA_SLIMTX6MIX_INPUT_2_VOLUME        0x7EB
+#define ARIZONA_SLIMTX6MIX_INPUT_3_SOURCE        0x7EC
+#define ARIZONA_SLIMTX6MIX_INPUT_3_VOLUME        0x7ED
+#define ARIZONA_SLIMTX6MIX_INPUT_4_SOURCE        0x7EE
+#define ARIZONA_SLIMTX6MIX_INPUT_4_VOLUME        0x7EF
+#define ARIZONA_SLIMTX7MIX_INPUT_1_SOURCE        0x7F0
+#define ARIZONA_SLIMTX7MIX_INPUT_1_VOLUME        0x7F1
+#define ARIZONA_SLIMTX7MIX_INPUT_2_SOURCE        0x7F2
+#define ARIZONA_SLIMTX7MIX_INPUT_2_VOLUME        0x7F3
+#define ARIZONA_SLIMTX7MIX_INPUT_3_SOURCE        0x7F4
+#define ARIZONA_SLIMTX7MIX_INPUT_3_VOLUME        0x7F5
+#define ARIZONA_SLIMTX7MIX_INPUT_4_SOURCE        0x7F6
+#define ARIZONA_SLIMTX7MIX_INPUT_4_VOLUME        0x7F7
+#define ARIZONA_SLIMTX8MIX_INPUT_1_SOURCE        0x7F8
+#define ARIZONA_SLIMTX8MIX_INPUT_1_VOLUME        0x7F9
+#define ARIZONA_SLIMTX8MIX_INPUT_2_SOURCE        0x7FA
+#define ARIZONA_SLIMTX8MIX_INPUT_2_VOLUME        0x7FB
+#define ARIZONA_SLIMTX8MIX_INPUT_3_SOURCE        0x7FC
+#define ARIZONA_SLIMTX8MIX_INPUT_3_VOLUME        0x7FD
+#define ARIZONA_SLIMTX8MIX_INPUT_4_SOURCE        0x7FE
+#define ARIZONA_SLIMTX8MIX_INPUT_4_VOLUME        0x7FF
+#define ARIZONA_EQ1MIX_INPUT_1_SOURCE            0x880
+#define ARIZONA_EQ1MIX_INPUT_1_VOLUME            0x881
+#define ARIZONA_EQ1MIX_INPUT_2_SOURCE            0x882
+#define ARIZONA_EQ1MIX_INPUT_2_VOLUME            0x883
+#define ARIZONA_EQ1MIX_INPUT_3_SOURCE            0x884
+#define ARIZONA_EQ1MIX_INPUT_3_VOLUME            0x885
+#define ARIZONA_EQ1MIX_INPUT_4_SOURCE            0x886
+#define ARIZONA_EQ1MIX_INPUT_4_VOLUME            0x887
+#define ARIZONA_EQ2MIX_INPUT_1_SOURCE            0x888
+#define ARIZONA_EQ2MIX_INPUT_1_VOLUME            0x889
+#define ARIZONA_EQ2MIX_INPUT_2_SOURCE            0x88A
+#define ARIZONA_EQ2MIX_INPUT_2_VOLUME            0x88B
+#define ARIZONA_EQ2MIX_INPUT_3_SOURCE            0x88C
+#define ARIZONA_EQ2MIX_INPUT_3_VOLUME            0x88D
+#define ARIZONA_EQ2MIX_INPUT_4_SOURCE            0x88E
+#define ARIZONA_EQ2MIX_INPUT_4_VOLUME            0x88F
+#define ARIZONA_EQ3MIX_INPUT_1_SOURCE            0x890
+#define ARIZONA_EQ3MIX_INPUT_1_VOLUME            0x891
+#define ARIZONA_EQ3MIX_INPUT_2_SOURCE            0x892
+#define ARIZONA_EQ3MIX_INPUT_2_VOLUME            0x893
+#define ARIZONA_EQ3MIX_INPUT_3_SOURCE            0x894
+#define ARIZONA_EQ3MIX_INPUT_3_VOLUME            0x895
+#define ARIZONA_EQ3MIX_INPUT_4_SOURCE            0x896
+#define ARIZONA_EQ3MIX_INPUT_4_VOLUME            0x897
+#define ARIZONA_EQ4MIX_INPUT_1_SOURCE            0x898
+#define ARIZONA_EQ4MIX_INPUT_1_VOLUME            0x899
+#define ARIZONA_EQ4MIX_INPUT_2_SOURCE            0x89A
+#define ARIZONA_EQ4MIX_INPUT_2_VOLUME            0x89B
+#define ARIZONA_EQ4MIX_INPUT_3_SOURCE            0x89C
+#define ARIZONA_EQ4MIX_INPUT_3_VOLUME            0x89D
+#define ARIZONA_EQ4MIX_INPUT_4_SOURCE            0x89E
+#define ARIZONA_EQ4MIX_INPUT_4_VOLUME            0x89F
+#define ARIZONA_DRC1LMIX_INPUT_1_SOURCE          0x8C0
+#define ARIZONA_DRC1LMIX_INPUT_1_VOLUME          0x8C1
+#define ARIZONA_DRC1LMIX_INPUT_2_SOURCE          0x8C2
+#define ARIZONA_DRC1LMIX_INPUT_2_VOLUME          0x8C3
+#define ARIZONA_DRC1LMIX_INPUT_3_SOURCE          0x8C4
+#define ARIZONA_DRC1LMIX_INPUT_3_VOLUME          0x8C5
+#define ARIZONA_DRC1LMIX_INPUT_4_SOURCE          0x8C6
+#define ARIZONA_DRC1LMIX_INPUT_4_VOLUME          0x8C7
+#define ARIZONA_DRC1RMIX_INPUT_1_SOURCE          0x8C8
+#define ARIZONA_DRC1RMIX_INPUT_1_VOLUME          0x8C9
+#define ARIZONA_DRC1RMIX_INPUT_2_SOURCE          0x8CA
+#define ARIZONA_DRC1RMIX_INPUT_2_VOLUME          0x8CB
+#define ARIZONA_DRC1RMIX_INPUT_3_SOURCE          0x8CC
+#define ARIZONA_DRC1RMIX_INPUT_3_VOLUME          0x8CD
+#define ARIZONA_DRC1RMIX_INPUT_4_SOURCE          0x8CE
+#define ARIZONA_DRC1RMIX_INPUT_4_VOLUME          0x8CF
+#define ARIZONA_DRC2LMIX_INPUT_1_SOURCE          0x8D0
+#define ARIZONA_DRC2LMIX_INPUT_1_VOLUME          0x8D1
+#define ARIZONA_DRC2LMIX_INPUT_2_SOURCE          0x8D2
+#define ARIZONA_DRC2LMIX_INPUT_2_VOLUME          0x8D3
+#define ARIZONA_DRC2LMIX_INPUT_3_SOURCE          0x8D4
+#define ARIZONA_DRC2LMIX_INPUT_3_VOLUME          0x8D5
+#define ARIZONA_DRC2LMIX_INPUT_4_SOURCE          0x8D6
+#define ARIZONA_DRC2LMIX_INPUT_4_VOLUME          0x8D7
+#define ARIZONA_DRC2RMIX_INPUT_1_SOURCE          0x8D8
+#define ARIZONA_DRC2RMIX_INPUT_1_VOLUME          0x8D9
+#define ARIZONA_DRC2RMIX_INPUT_2_SOURCE          0x8DA
+#define ARIZONA_DRC2RMIX_INPUT_2_VOLUME          0x8DB
+#define ARIZONA_DRC2RMIX_INPUT_3_SOURCE          0x8DC
+#define ARIZONA_DRC2RMIX_INPUT_3_VOLUME          0x8DD
+#define ARIZONA_DRC2RMIX_INPUT_4_SOURCE          0x8DE
+#define ARIZONA_DRC2RMIX_INPUT_4_VOLUME          0x8DF
+#define ARIZONA_HPLP1MIX_INPUT_1_SOURCE          0x900
+#define ARIZONA_HPLP1MIX_INPUT_1_VOLUME          0x901
+#define ARIZONA_HPLP1MIX_INPUT_2_SOURCE          0x902
+#define ARIZONA_HPLP1MIX_INPUT_2_VOLUME          0x903
+#define ARIZONA_HPLP1MIX_INPUT_3_SOURCE          0x904
+#define ARIZONA_HPLP1MIX_INPUT_3_VOLUME          0x905
+#define ARIZONA_HPLP1MIX_INPUT_4_SOURCE          0x906
+#define ARIZONA_HPLP1MIX_INPUT_4_VOLUME          0x907
+#define ARIZONA_HPLP2MIX_INPUT_1_SOURCE          0x908
+#define ARIZONA_HPLP2MIX_INPUT_1_VOLUME          0x909
+#define ARIZONA_HPLP2MIX_INPUT_2_SOURCE          0x90A
+#define ARIZONA_HPLP2MIX_INPUT_2_VOLUME          0x90B
+#define ARIZONA_HPLP2MIX_INPUT_3_SOURCE          0x90C
+#define ARIZONA_HPLP2MIX_INPUT_3_VOLUME          0x90D
+#define ARIZONA_HPLP2MIX_INPUT_4_SOURCE          0x90E
+#define ARIZONA_HPLP2MIX_INPUT_4_VOLUME          0x90F
+#define ARIZONA_HPLP3MIX_INPUT_1_SOURCE          0x910
+#define ARIZONA_HPLP3MIX_INPUT_1_VOLUME          0x911
+#define ARIZONA_HPLP3MIX_INPUT_2_SOURCE          0x912
+#define ARIZONA_HPLP3MIX_INPUT_2_VOLUME          0x913
+#define ARIZONA_HPLP3MIX_INPUT_3_SOURCE          0x914
+#define ARIZONA_HPLP3MIX_INPUT_3_VOLUME          0x915
+#define ARIZONA_HPLP3MIX_INPUT_4_SOURCE          0x916
+#define ARIZONA_HPLP3MIX_INPUT_4_VOLUME          0x917
+#define ARIZONA_HPLP4MIX_INPUT_1_SOURCE          0x918
+#define ARIZONA_HPLP4MIX_INPUT_1_VOLUME          0x919
+#define ARIZONA_HPLP4MIX_INPUT_2_SOURCE          0x91A
+#define ARIZONA_HPLP4MIX_INPUT_2_VOLUME          0x91B
+#define ARIZONA_HPLP4MIX_INPUT_3_SOURCE          0x91C
+#define ARIZONA_HPLP4MIX_INPUT_3_VOLUME          0x91D
+#define ARIZONA_HPLP4MIX_INPUT_4_SOURCE          0x91E
+#define ARIZONA_HPLP4MIX_INPUT_4_VOLUME          0x91F
+#define ARIZONA_DSP1LMIX_INPUT_1_SOURCE          0x940
+#define ARIZONA_DSP1LMIX_INPUT_1_VOLUME          0x941
+#define ARIZONA_DSP1LMIX_INPUT_2_SOURCE          0x942
+#define ARIZONA_DSP1LMIX_INPUT_2_VOLUME          0x943
+#define ARIZONA_DSP1LMIX_INPUT_3_SOURCE          0x944
+#define ARIZONA_DSP1LMIX_INPUT_3_VOLUME          0x945
+#define ARIZONA_DSP1LMIX_INPUT_4_SOURCE          0x946
+#define ARIZONA_DSP1LMIX_INPUT_4_VOLUME          0x947
+#define ARIZONA_DSP1RMIX_INPUT_1_SOURCE          0x948
+#define ARIZONA_DSP1RMIX_INPUT_1_VOLUME          0x949
+#define ARIZONA_DSP1RMIX_INPUT_2_SOURCE          0x94A
+#define ARIZONA_DSP1RMIX_INPUT_2_VOLUME          0x94B
+#define ARIZONA_DSP1RMIX_INPUT_3_SOURCE          0x94C
+#define ARIZONA_DSP1RMIX_INPUT_3_VOLUME          0x94D
+#define ARIZONA_DSP1RMIX_INPUT_4_SOURCE          0x94E
+#define ARIZONA_DSP1RMIX_INPUT_4_VOLUME          0x94F
+#define ARIZONA_DSP1AUX1MIX_INPUT_1_SOURCE       0x950
+#define ARIZONA_DSP1AUX2MIX_INPUT_1_SOURCE       0x958
+#define ARIZONA_DSP1AUX3MIX_INPUT_1_SOURCE       0x960
+#define ARIZONA_DSP1AUX4MIX_INPUT_1_SOURCE       0x968
+#define ARIZONA_DSP1AUX5MIX_INPUT_1_SOURCE       0x970
+#define ARIZONA_DSP1AUX6MIX_INPUT_1_SOURCE       0x978
+#define ARIZONA_DSP2LMIX_INPUT_1_SOURCE          0x980
+#define ARIZONA_DSP2LMIX_INPUT_1_VOLUME          0x981
+#define ARIZONA_DSP2LMIX_INPUT_2_SOURCE          0x982
+#define ARIZONA_DSP2LMIX_INPUT_2_VOLUME          0x983
+#define ARIZONA_DSP2LMIX_INPUT_3_SOURCE          0x984
+#define ARIZONA_DSP2LMIX_INPUT_3_VOLUME          0x985
+#define ARIZONA_DSP2LMIX_INPUT_4_SOURCE          0x986
+#define ARIZONA_DSP2LMIX_INPUT_4_VOLUME          0x987
+#define ARIZONA_DSP2RMIX_INPUT_1_SOURCE          0x988
+#define ARIZONA_DSP2RMIX_INPUT_1_VOLUME          0x989
+#define ARIZONA_DSP2RMIX_INPUT_2_SOURCE          0x98A
+#define ARIZONA_DSP2RMIX_INPUT_2_VOLUME          0x98B
+#define ARIZONA_DSP2RMIX_INPUT_3_SOURCE          0x98C
+#define ARIZONA_DSP2RMIX_INPUT_3_VOLUME          0x98D
+#define ARIZONA_DSP2RMIX_INPUT_4_SOURCE          0x98E
+#define ARIZONA_DSP2RMIX_INPUT_4_VOLUME          0x98F
+#define ARIZONA_DSP2AUX1MIX_INPUT_1_SOURCE       0x990
+#define ARIZONA_DSP2AUX2MIX_INPUT_1_SOURCE       0x998
+#define ARIZONA_DSP2AUX3MIX_INPUT_1_SOURCE       0x9A0
+#define ARIZONA_DSP2AUX4MIX_INPUT_1_SOURCE       0x9A8
+#define ARIZONA_DSP2AUX5MIX_INPUT_1_SOURCE       0x9B0
+#define ARIZONA_DSP2AUX6MIX_INPUT_1_SOURCE       0x9B8
+#define ARIZONA_DSP3LMIX_INPUT_1_SOURCE          0x9C0
+#define ARIZONA_DSP3LMIX_INPUT_1_VOLUME          0x9C1
+#define ARIZONA_DSP3LMIX_INPUT_2_SOURCE          0x9C2
+#define ARIZONA_DSP3LMIX_INPUT_2_VOLUME          0x9C3
+#define ARIZONA_DSP3LMIX_INPUT_3_SOURCE          0x9C4
+#define ARIZONA_DSP3LMIX_INPUT_3_VOLUME          0x9C5
+#define ARIZONA_DSP3LMIX_INPUT_4_SOURCE          0x9C6
+#define ARIZONA_DSP3LMIX_INPUT_4_VOLUME          0x9C7
+#define ARIZONA_DSP3RMIX_INPUT_1_SOURCE          0x9C8
+#define ARIZONA_DSP3RMIX_INPUT_1_VOLUME          0x9C9
+#define ARIZONA_DSP3RMIX_INPUT_2_SOURCE          0x9CA
+#define ARIZONA_DSP3RMIX_INPUT_2_VOLUME          0x9CB
+#define ARIZONA_DSP3RMIX_INPUT_3_SOURCE          0x9CC
+#define ARIZONA_DSP3RMIX_INPUT_3_VOLUME          0x9CD
+#define ARIZONA_DSP3RMIX_INPUT_4_SOURCE          0x9CE
+#define ARIZONA_DSP3RMIX_INPUT_4_VOLUME          0x9CF
+#define ARIZONA_DSP3AUX1MIX_INPUT_1_SOURCE       0x9D0
+#define ARIZONA_DSP3AUX2MIX_INPUT_1_SOURCE       0x9D8
+#define ARIZONA_DSP3AUX3MIX_INPUT_1_SOURCE       0x9E0
+#define ARIZONA_DSP3AUX4MIX_INPUT_1_SOURCE       0x9E8
+#define ARIZONA_DSP3AUX5MIX_INPUT_1_SOURCE       0x9F0
+#define ARIZONA_DSP3AUX6MIX_INPUT_1_SOURCE       0x9F8
+#define ARIZONA_DSP4LMIX_INPUT_1_SOURCE          0xA00
+#define ARIZONA_DSP4LMIX_INPUT_1_VOLUME          0xA01
+#define ARIZONA_DSP4LMIX_INPUT_2_SOURCE          0xA02
+#define ARIZONA_DSP4LMIX_INPUT_2_VOLUME          0xA03
+#define ARIZONA_DSP4LMIX_INPUT_3_SOURCE          0xA04
+#define ARIZONA_DSP4LMIX_INPUT_3_VOLUME          0xA05
+#define ARIZONA_DSP4LMIX_INPUT_4_SOURCE          0xA06
+#define ARIZONA_DSP4LMIX_INPUT_4_VOLUME          0xA07
+#define ARIZONA_DSP4RMIX_INPUT_1_SOURCE          0xA08
+#define ARIZONA_DSP4RMIX_INPUT_1_VOLUME          0xA09
+#define ARIZONA_DSP4RMIX_INPUT_2_SOURCE          0xA0A
+#define ARIZONA_DSP4RMIX_INPUT_2_VOLUME          0xA0B
+#define ARIZONA_DSP4RMIX_INPUT_3_SOURCE          0xA0C
+#define ARIZONA_DSP4RMIX_INPUT_3_VOLUME          0xA0D
+#define ARIZONA_DSP4RMIX_INPUT_4_SOURCE          0xA0E
+#define ARIZONA_DSP4RMIX_INPUT_4_VOLUME          0xA0F
+#define ARIZONA_DSP4AUX1MIX_INPUT_1_SOURCE       0xA10
+#define ARIZONA_DSP4AUX2MIX_INPUT_1_SOURCE       0xA18
+#define ARIZONA_DSP4AUX3MIX_INPUT_1_SOURCE       0xA20
+#define ARIZONA_DSP4AUX4MIX_INPUT_1_SOURCE       0xA28
+#define ARIZONA_DSP4AUX5MIX_INPUT_1_SOURCE       0xA30
+#define ARIZONA_DSP4AUX6MIX_INPUT_1_SOURCE       0xA38
+#define ARIZONA_ASRC1LMIX_INPUT_1_SOURCE         0xA80
+#define ARIZONA_ASRC1RMIX_INPUT_1_SOURCE         0xA88
+#define ARIZONA_ASRC2LMIX_INPUT_1_SOURCE         0xA90
+#define ARIZONA_ASRC2RMIX_INPUT_1_SOURCE         0xA98
+#define ARIZONA_ISRC1DEC1MIX_INPUT_1_SOURCE      0xB00
+#define ARIZONA_ISRC1DEC2MIX_INPUT_1_SOURCE      0xB08
+#define ARIZONA_ISRC1DEC3MIX_INPUT_1_SOURCE      0xB10
+#define ARIZONA_ISRC1DEC4MIX_INPUT_1_SOURCE      0xB18
+#define ARIZONA_ISRC1INT1MIX_INPUT_1_SOURCE      0xB20
+#define ARIZONA_ISRC1INT2MIX_INPUT_1_SOURCE      0xB28
+#define ARIZONA_ISRC1INT3MIX_INPUT_1_SOURCE      0xB30
+#define ARIZONA_ISRC1INT4MIX_INPUT_1_SOURCE      0xB38
+#define ARIZONA_ISRC2DEC1MIX_INPUT_1_SOURCE      0xB40
+#define ARIZONA_ISRC2DEC2MIX_INPUT_1_SOURCE      0xB48
+#define ARIZONA_ISRC2INT1MIX_INPUT_1_SOURCE      0xB60
+#define ARIZONA_ISRC2INT2MIX_INPUT_1_SOURCE      0xB68
+#define ARIZONA_ISRC1INT3MIX_INPUT_1_SOURCE      0xB30
+#define ARIZONA_ISRC1INT4MIX_INPUT_1_SOURCE      0xB38
+#define ARIZONA_ISRC2DEC1MIX_INPUT_1_SOURCE      0xB40
+#define ARIZONA_ISRC2DEC2MIX_INPUT_1_SOURCE      0xB48
+#define ARIZONA_ISRC2DEC3MIX_INPUT_1_SOURCE      0xB50
+#define ARIZONA_ISRC2DEC4MIX_INPUT_1_SOURCE      0xB58
+#define ARIZONA_ISRC2INT1MIX_INPUT_1_SOURCE      0xB60
+#define ARIZONA_ISRC2INT2MIX_INPUT_1_SOURCE      0xB68
+#define ARIZONA_ISRC2INT3MIX_INPUT_1_SOURCE      0xB70
+#define ARIZONA_ISRC2INT4MIX_INPUT_1_SOURCE      0xB78
+#define ARIZONA_ISRC3DEC1MIX_INPUT_1_SOURCE      0xB80
+#define ARIZONA_ISRC3DEC2MIX_INPUT_1_SOURCE      0xB88
+#define ARIZONA_ISRC3DEC3MIX_INPUT_1_SOURCE      0xB90
+#define ARIZONA_ISRC3DEC4MIX_INPUT_1_SOURCE      0xB98
+#define ARIZONA_ISRC3INT1MIX_INPUT_1_SOURCE      0xBA0
+#define ARIZONA_ISRC3INT2MIX_INPUT_1_SOURCE      0xBA8
+#define ARIZONA_ISRC3INT3MIX_INPUT_1_SOURCE      0xBB0
+#define ARIZONA_ISRC3INT4MIX_INPUT_1_SOURCE      0xBB8
+#define ARIZONA_GPIO1_CTRL                       0xC00
+#define ARIZONA_GPIO2_CTRL                       0xC01
+#define ARIZONA_GPIO3_CTRL                       0xC02
+#define ARIZONA_GPIO4_CTRL                       0xC03
+#define ARIZONA_GPIO5_CTRL                       0xC04
+#define ARIZONA_IRQ_CTRL_1                       0xC0F
+#define ARIZONA_GPIO_DEBOUNCE_CONFIG             0xC10
+#define ARIZONA_MISC_PAD_CTRL_1                  0xC20
+#define ARIZONA_MISC_PAD_CTRL_2                  0xC21
+#define ARIZONA_MISC_PAD_CTRL_3                  0xC22
+#define ARIZONA_MISC_PAD_CTRL_4                  0xC23
+#define ARIZONA_MISC_PAD_CTRL_5                  0xC24
+#define ARIZONA_MISC_PAD_CTRL_6                  0xC25
+#define ARIZONA_MISC_PAD_CTRL_7                  0xC30
+#define ARIZONA_MISC_PAD_CTRL_8                  0xC31
+#define ARIZONA_MISC_PAD_CTRL_9                  0xC32
+#define ARIZONA_MISC_PAD_CTRL_10                 0xC33
+#define ARIZONA_MISC_PAD_CTRL_11                 0xC34
+#define ARIZONA_MISC_PAD_CTRL_12                 0xC35
+#define ARIZONA_MISC_PAD_CTRL_13                 0xC36
+#define ARIZONA_MISC_PAD_CTRL_14                 0xC37
+#define ARIZONA_MISC_PAD_CTRL_15                 0xC38
+#define ARIZONA_MISC_PAD_CTRL_16                 0xC39
+#define ARIZONA_MISC_PAD_CTRL_17                 0xC3A
+#define ARIZONA_MISC_PAD_CTRL_18                 0xC3B
+#define ARIZONA_INTERRUPT_STATUS_1               0xD00
+#define ARIZONA_INTERRUPT_STATUS_2               0xD01
+#define ARIZONA_INTERRUPT_STATUS_3               0xD02
+#define ARIZONA_INTERRUPT_STATUS_4               0xD03
+#define ARIZONA_INTERRUPT_STATUS_5               0xD04
+#define ARIZONA_INTERRUPT_STATUS_1_MASK          0xD08
+#define ARIZONA_INTERRUPT_STATUS_2_MASK          0xD09
+#define ARIZONA_INTERRUPT_STATUS_3_MASK          0xD0A
+#define ARIZONA_INTERRUPT_STATUS_4_MASK          0xD0B
+#define ARIZONA_INTERRUPT_STATUS_5_MASK          0xD0C
+#define ARIZONA_INTERRUPT_CONTROL                0xD0F
+#define ARIZONA_IRQ2_STATUS_1                    0xD10
+#define ARIZONA_IRQ2_STATUS_2                    0xD11
+#define ARIZONA_IRQ2_STATUS_3                    0xD12
+#define ARIZONA_IRQ2_STATUS_4                    0xD13
+#define ARIZONA_IRQ2_STATUS_5                    0xD14
+#define ARIZONA_IRQ2_STATUS_1_MASK               0xD18
+#define ARIZONA_IRQ2_STATUS_2_MASK               0xD19
+#define ARIZONA_IRQ2_STATUS_3_MASK               0xD1A
+#define ARIZONA_IRQ2_STATUS_4_MASK               0xD1B
+#define ARIZONA_IRQ2_STATUS_5_MASK               0xD1C
+#define ARIZONA_IRQ2_CONTROL                     0xD1F
+#define ARIZONA_INTERRUPT_RAW_STATUS_2           0xD20
+#define ARIZONA_INTERRUPT_RAW_STATUS_3           0xD21
+#define ARIZONA_INTERRUPT_RAW_STATUS_4           0xD22
+#define ARIZONA_INTERRUPT_RAW_STATUS_5           0xD23
+#define ARIZONA_INTERRUPT_RAW_STATUS_6           0xD24
+#define ARIZONA_INTERRUPT_RAW_STATUS_7           0xD25
+#define ARIZONA_INTERRUPT_RAW_STATUS_8           0xD26
+#define ARIZONA_IRQ_PIN_STATUS                   0xD40
+#define ARIZONA_ADSP2_IRQ0                       0xD41
+#define ARIZONA_AOD_WKUP_AND_TRIG                0xD50
+#define ARIZONA_AOD_IRQ1                         0xD51
+#define ARIZONA_AOD_IRQ2                         0xD52
+#define ARIZONA_AOD_IRQ_MASK_IRQ1                0xD53
+#define ARIZONA_AOD_IRQ_MASK_IRQ2                0xD54
+#define ARIZONA_AOD_IRQ_RAW_STATUS               0xD55
+#define ARIZONA_JACK_DETECT_DEBOUNCE             0xD56
+#define ARIZONA_FX_CTRL1                         0xE00
+#define ARIZONA_FX_CTRL2                         0xE01
+#define ARIZONA_EQ1_1                            0xE10
+#define ARIZONA_EQ1_2                            0xE11
+#define ARIZONA_EQ1_3                            0xE12
+#define ARIZONA_EQ1_4                            0xE13
+#define ARIZONA_EQ1_5                            0xE14
+#define ARIZONA_EQ1_6                            0xE15
+#define ARIZONA_EQ1_7                            0xE16
+#define ARIZONA_EQ1_8                            0xE17
+#define ARIZONA_EQ1_9                            0xE18
+#define ARIZONA_EQ1_10                           0xE19
+#define ARIZONA_EQ1_11                           0xE1A
+#define ARIZONA_EQ1_12                           0xE1B
+#define ARIZONA_EQ1_13                           0xE1C
+#define ARIZONA_EQ1_14                           0xE1D
+#define ARIZONA_EQ1_15                           0xE1E
+#define ARIZONA_EQ1_16                           0xE1F
+#define ARIZONA_EQ1_17                           0xE20
+#define ARIZONA_EQ1_18                           0xE21
+#define ARIZONA_EQ1_19                           0xE22
+#define ARIZONA_EQ1_20                           0xE23
+#define ARIZONA_EQ1_21                           0xE24
+#define ARIZONA_EQ2_1                            0xE26
+#define ARIZONA_EQ2_2                            0xE27
+#define ARIZONA_EQ2_3                            0xE28
+#define ARIZONA_EQ2_4                            0xE29
+#define ARIZONA_EQ2_5                            0xE2A
+#define ARIZONA_EQ2_6                            0xE2B
+#define ARIZONA_EQ2_7                            0xE2C
+#define ARIZONA_EQ2_8                            0xE2D
+#define ARIZONA_EQ2_9                            0xE2E
+#define ARIZONA_EQ2_10                           0xE2F
+#define ARIZONA_EQ2_11                           0xE30
+#define ARIZONA_EQ2_12                           0xE31
+#define ARIZONA_EQ2_13                           0xE32
+#define ARIZONA_EQ2_14                           0xE33
+#define ARIZONA_EQ2_15                           0xE34
+#define ARIZONA_EQ2_16                           0xE35
+#define ARIZONA_EQ2_17                           0xE36
+#define ARIZONA_EQ2_18                           0xE37
+#define ARIZONA_EQ2_19                           0xE38
+#define ARIZONA_EQ2_20                           0xE39
+#define ARIZONA_EQ2_21                           0xE3A
+#define ARIZONA_EQ3_1                            0xE3C
+#define ARIZONA_EQ3_2                            0xE3D
+#define ARIZONA_EQ3_3                            0xE3E
+#define ARIZONA_EQ3_4                            0xE3F
+#define ARIZONA_EQ3_5                            0xE40
+#define ARIZONA_EQ3_6                            0xE41
+#define ARIZONA_EQ3_7                            0xE42
+#define ARIZONA_EQ3_8                            0xE43
+#define ARIZONA_EQ3_9                            0xE44
+#define ARIZONA_EQ3_10                           0xE45
+#define ARIZONA_EQ3_11                           0xE46
+#define ARIZONA_EQ3_12                           0xE47
+#define ARIZONA_EQ3_13                           0xE48
+#define ARIZONA_EQ3_14                           0xE49
+#define ARIZONA_EQ3_15                           0xE4A
+#define ARIZONA_EQ3_16                           0xE4B
+#define ARIZONA_EQ3_17                           0xE4C
+#define ARIZONA_EQ3_18                           0xE4D
+#define ARIZONA_EQ3_19                           0xE4E
+#define ARIZONA_EQ3_20                           0xE4F
+#define ARIZONA_EQ3_21                           0xE50
+#define ARIZONA_EQ4_1                            0xE52
+#define ARIZONA_EQ4_2                            0xE53
+#define ARIZONA_EQ4_3                            0xE54
+#define ARIZONA_EQ4_4                            0xE55
+#define ARIZONA_EQ4_5                            0xE56
+#define ARIZONA_EQ4_6                            0xE57
+#define ARIZONA_EQ4_7                            0xE58
+#define ARIZONA_EQ4_8                            0xE59
+#define ARIZONA_EQ4_9                            0xE5A
+#define ARIZONA_EQ4_10                           0xE5B
+#define ARIZONA_EQ4_11                           0xE5C
+#define ARIZONA_EQ4_12                           0xE5D
+#define ARIZONA_EQ4_13                           0xE5E
+#define ARIZONA_EQ4_14                           0xE5F
+#define ARIZONA_EQ4_15                           0xE60
+#define ARIZONA_EQ4_16                           0xE61
+#define ARIZONA_EQ4_17                           0xE62
+#define ARIZONA_EQ4_18                           0xE63
+#define ARIZONA_EQ4_19                           0xE64
+#define ARIZONA_EQ4_20                           0xE65
+#define ARIZONA_EQ4_21                           0xE66
+#define ARIZONA_DRC1_CTRL1                       0xE80
+#define ARIZONA_DRC1_CTRL2                       0xE81
+#define ARIZONA_DRC1_CTRL3                       0xE82
+#define ARIZONA_DRC1_CTRL4                       0xE83
+#define ARIZONA_DRC1_CTRL5                       0xE84
+#define ARIZONA_DRC2_CTRL1                       0xE89
+#define ARIZONA_DRC2_CTRL2                       0xE8A
+#define ARIZONA_DRC2_CTRL3                       0xE8B
+#define ARIZONA_DRC2_CTRL4                       0xE8C
+#define ARIZONA_DRC2_CTRL5                       0xE8D
+#define ARIZONA_HPLPF1_1                         0xEC0
+#define ARIZONA_HPLPF1_2                         0xEC1
+#define ARIZONA_HPLPF2_1                         0xEC4
+#define ARIZONA_HPLPF2_2                         0xEC5
+#define ARIZONA_HPLPF3_1                         0xEC8
+#define ARIZONA_HPLPF3_2                         0xEC9
+#define ARIZONA_HPLPF4_1                         0xECC
+#define ARIZONA_HPLPF4_2                         0xECD
+#define ARIZONA_ASRC_ENABLE                      0xEE0
+#define ARIZONA_ASRC_STATUS                      0xEE1
+#define ARIZONA_ASRC_RATE1                       0xEE2
+#define ARIZONA_ASRC_RATE2                       0xEE3
+#define ARIZONA_ISRC_1_CTRL_1                    0xEF0
+#define ARIZONA_ISRC_1_CTRL_2                    0xEF1
+#define ARIZONA_ISRC_1_CTRL_3                    0xEF2
+#define ARIZONA_ISRC_2_CTRL_1                    0xEF3
+#define ARIZONA_ISRC_2_CTRL_2                    0xEF4
+#define ARIZONA_ISRC_2_CTRL_3                    0xEF5
+#define ARIZONA_ISRC_3_CTRL_1                    0xEF6
+#define ARIZONA_ISRC_3_CTRL_2                    0xEF7
+#define ARIZONA_ISRC_3_CTRL_3                    0xEF8
+#define ARIZONA_CLOCK_CONTROL                    0xF00
+#define ARIZONA_ANC_SRC                          0xF01
+#define ARIZONA_DSP_STATUS                       0xF02
+#define ARIZONA_DSP1_CONTROL_1                   0x1100
+#define ARIZONA_DSP1_CLOCKING_1                  0x1101
+#define ARIZONA_DSP1_STATUS_1                    0x1104
+#define ARIZONA_DSP1_STATUS_2                    0x1105
+#define ARIZONA_DSP2_CONTROL_1                   0x1200
+#define ARIZONA_DSP2_CLOCKING_1                  0x1201
+#define ARIZONA_DSP2_STATUS_1                    0x1204
+#define ARIZONA_DSP2_STATUS_2                    0x1205
+#define ARIZONA_DSP3_CONTROL_1                   0x1300
+#define ARIZONA_DSP3_CLOCKING_1                  0x1301
+#define ARIZONA_DSP3_STATUS_1                    0x1304
+#define ARIZONA_DSP3_STATUS_2                    0x1305
+#define ARIZONA_DSP4_CONTROL_1                   0x1400
+#define ARIZONA_DSP4_CLOCKING_1                  0x1401
+#define ARIZONA_DSP4_STATUS_1                    0x1404
+#define ARIZONA_DSP4_STATUS_2                    0x1405
+
+/*
+ * Field Definitions.
+ */
+
+/*
+ * R0 (0x00) - software reset
+ */
+#define ARIZONA_SW_RST_DEV_ID1_MASK              0xFFFF  /* SW_RST_DEV_ID1 - [15:0] */
+#define ARIZONA_SW_RST_DEV_ID1_SHIFT                  0  /* SW_RST_DEV_ID1 - [15:0] */
+#define ARIZONA_SW_RST_DEV_ID1_WIDTH                 16  /* SW_RST_DEV_ID1 - [15:0] */
+
+/*
+ * R1 (0x01) - Device Revision
+ */
+#define ARIZONA_DEVICE_REVISION_MASK             0x00FF  /* DEVICE_REVISION - [7:0] */
+#define ARIZONA_DEVICE_REVISION_SHIFT                 0  /* DEVICE_REVISION - [7:0] */
+#define ARIZONA_DEVICE_REVISION_WIDTH                 8  /* DEVICE_REVISION - [7:0] */
+
+/*
+ * R8 (0x08) - Ctrl IF SPI CFG 1
+ */
+#define ARIZONA_SPI_CFG                          0x0010  /* SPI_CFG */
+#define ARIZONA_SPI_CFG_MASK                     0x0010  /* SPI_CFG */
+#define ARIZONA_SPI_CFG_SHIFT                         4  /* SPI_CFG */
+#define ARIZONA_SPI_CFG_WIDTH                         1  /* SPI_CFG */
+#define ARIZONA_SPI_4WIRE                        0x0008  /* SPI_4WIRE */
+#define ARIZONA_SPI_4WIRE_MASK                   0x0008  /* SPI_4WIRE */
+#define ARIZONA_SPI_4WIRE_SHIFT                       3  /* SPI_4WIRE */
+#define ARIZONA_SPI_4WIRE_WIDTH                       1  /* SPI_4WIRE */
+#define ARIZONA_SPI_AUTO_INC_MASK                0x0003  /* SPI_AUTO_INC - [1:0] */
+#define ARIZONA_SPI_AUTO_INC_SHIFT                    0  /* SPI_AUTO_INC - [1:0] */
+#define ARIZONA_SPI_AUTO_INC_WIDTH                    2  /* SPI_AUTO_INC - [1:0] */
+
+/*
+ * R9 (0x09) - Ctrl IF I2C1 CFG 1
+ */
+#define ARIZONA_I2C1_AUTO_INC_MASK               0x0003  /* I2C1_AUTO_INC - [1:0] */
+#define ARIZONA_I2C1_AUTO_INC_SHIFT                   0  /* I2C1_AUTO_INC - [1:0] */
+#define ARIZONA_I2C1_AUTO_INC_WIDTH                   2  /* I2C1_AUTO_INC - [1:0] */
+
+/*
+ * R13 (0x0D) - Ctrl IF Status 1
+ */
+#define ARIZONA_I2C1_BUSY                        0x0020  /* I2C1_BUSY */
+#define ARIZONA_I2C1_BUSY_MASK                   0x0020  /* I2C1_BUSY */
+#define ARIZONA_I2C1_BUSY_SHIFT                       5  /* I2C1_BUSY */
+#define ARIZONA_I2C1_BUSY_WIDTH                       1  /* I2C1_BUSY */
+#define ARIZONA_SPI_BUSY                         0x0010  /* SPI_BUSY */
+#define ARIZONA_SPI_BUSY_MASK                    0x0010  /* SPI_BUSY */
+#define ARIZONA_SPI_BUSY_SHIFT                        4  /* SPI_BUSY */
+#define ARIZONA_SPI_BUSY_WIDTH                        1  /* SPI_BUSY */
+
+/*
+ * R22 (0x16) - Write Sequencer Ctrl 0
+ */
+#define ARIZONA_WSEQ_ABORT                       0x0800  /* WSEQ_ABORT */
+#define ARIZONA_WSEQ_ABORT_MASK                  0x0800  /* WSEQ_ABORT */
+#define ARIZONA_WSEQ_ABORT_SHIFT                     11  /* WSEQ_ABORT */
+#define ARIZONA_WSEQ_ABORT_WIDTH                      1  /* WSEQ_ABORT */
+#define ARIZONA_WSEQ_START                       0x0400  /* WSEQ_START */
+#define ARIZONA_WSEQ_START_MASK                  0x0400  /* WSEQ_START */
+#define ARIZONA_WSEQ_START_SHIFT                     10  /* WSEQ_START */
+#define ARIZONA_WSEQ_START_WIDTH                      1  /* WSEQ_START */
+#define ARIZONA_WSEQ_ENA                         0x0200  /* WSEQ_ENA */
+#define ARIZONA_WSEQ_ENA_MASK                    0x0200  /* WSEQ_ENA */
+#define ARIZONA_WSEQ_ENA_SHIFT                        9  /* WSEQ_ENA */
+#define ARIZONA_WSEQ_ENA_WIDTH                        1  /* WSEQ_ENA */
+#define ARIZONA_WSEQ_START_INDEX_MASK            0x01FF  /* WSEQ_START_INDEX - [8:0] */
+#define ARIZONA_WSEQ_START_INDEX_SHIFT                0  /* WSEQ_START_INDEX - [8:0] */
+#define ARIZONA_WSEQ_START_INDEX_WIDTH                9  /* WSEQ_START_INDEX - [8:0] */
+
+/*
+ * R23 (0x17) - Write Sequencer Ctrl 1
+ */
+#define ARIZONA_WSEQ_BUSY                        0x0200  /* WSEQ_BUSY */
+#define ARIZONA_WSEQ_BUSY_MASK                   0x0200  /* WSEQ_BUSY */
+#define ARIZONA_WSEQ_BUSY_SHIFT                       9  /* WSEQ_BUSY */
+#define ARIZONA_WSEQ_BUSY_WIDTH                       1  /* WSEQ_BUSY */
+#define ARIZONA_WSEQ_CURRENT_INDEX_MASK          0x01FF  /* WSEQ_CURRENT_INDEX - [8:0] */
+#define ARIZONA_WSEQ_CURRENT_INDEX_SHIFT              0  /* WSEQ_CURRENT_INDEX - [8:0] */
+#define ARIZONA_WSEQ_CURRENT_INDEX_WIDTH              9  /* WSEQ_CURRENT_INDEX - [8:0] */
+
+/*
+ * R24 (0x18) - Write Sequencer Ctrl 2
+ */
+#define ARIZONA_LOAD_DEFAULTS                    0x0002  /* LOAD_DEFAULTS */
+#define ARIZONA_LOAD_DEFAULTS_MASK               0x0002  /* LOAD_DEFAULTS */
+#define ARIZONA_LOAD_DEFAULTS_SHIFT                   1  /* LOAD_DEFAULTS */
+#define ARIZONA_LOAD_DEFAULTS_WIDTH                   1  /* LOAD_DEFAULTS */
+#define ARIZONA_WSEQ_LOAD_MEM                    0x0001  /* WSEQ_LOAD_MEM */
+#define ARIZONA_WSEQ_LOAD_MEM_MASK               0x0001  /* WSEQ_LOAD_MEM */
+#define ARIZONA_WSEQ_LOAD_MEM_SHIFT                   0  /* WSEQ_LOAD_MEM */
+#define ARIZONA_WSEQ_LOAD_MEM_WIDTH                   1  /* WSEQ_LOAD_MEM */
+
+/*
+ * R26 (0x1A) - Write Sequencer PROM
+ */
+#define ARIZONA_WSEQ_OTP_WRITE                   0x0001  /* WSEQ_OTP_WRITE */
+#define ARIZONA_WSEQ_OTP_WRITE_MASK              0x0001  /* WSEQ_OTP_WRITE */
+#define ARIZONA_WSEQ_OTP_WRITE_SHIFT                  0  /* WSEQ_OTP_WRITE */
+#define ARIZONA_WSEQ_OTP_WRITE_WIDTH                  1  /* WSEQ_OTP_WRITE */
+
+/*
+ * R32 (0x20) - Tone Generator 1
+ */
+#define ARIZONA_TONE_RATE_MASK                   0x7800  /* TONE_RATE - [14:11] */
+#define ARIZONA_TONE_RATE_SHIFT                      11  /* TONE_RATE - [14:11] */
+#define ARIZONA_TONE_RATE_WIDTH                       4  /* TONE_RATE - [14:11] */
+#define ARIZONA_TONE_OFFSET_MASK                 0x0300  /* TONE_OFFSET - [9:8] */
+#define ARIZONA_TONE_OFFSET_SHIFT                     8  /* TONE_OFFSET - [9:8] */
+#define ARIZONA_TONE_OFFSET_WIDTH                     2  /* TONE_OFFSET - [9:8] */
+#define ARIZONA_TONE2_OVD                        0x0020  /* TONE2_OVD */
+#define ARIZONA_TONE2_OVD_MASK                   0x0020  /* TONE2_OVD */
+#define ARIZONA_TONE2_OVD_SHIFT                       5  /* TONE2_OVD */
+#define ARIZONA_TONE2_OVD_WIDTH                       1  /* TONE2_OVD */
+#define ARIZONA_TONE1_OVD                        0x0010  /* TONE1_OVD */
+#define ARIZONA_TONE1_OVD_MASK                   0x0010  /* TONE1_OVD */
+#define ARIZONA_TONE1_OVD_SHIFT                       4  /* TONE1_OVD */
+#define ARIZONA_TONE1_OVD_WIDTH                       1  /* TONE1_OVD */
+#define ARIZONA_TONE2_ENA                        0x0002  /* TONE2_ENA */
+#define ARIZONA_TONE2_ENA_MASK                   0x0002  /* TONE2_ENA */
+#define ARIZONA_TONE2_ENA_SHIFT                       1  /* TONE2_ENA */
+#define ARIZONA_TONE2_ENA_WIDTH                       1  /* TONE2_ENA */
+#define ARIZONA_TONE1_ENA                        0x0001  /* TONE1_ENA */
+#define ARIZONA_TONE1_ENA_MASK                   0x0001  /* TONE1_ENA */
+#define ARIZONA_TONE1_ENA_SHIFT                       0  /* TONE1_ENA */
+#define ARIZONA_TONE1_ENA_WIDTH                       1  /* TONE1_ENA */
+
+/*
+ * R33 (0x21) - Tone Generator 2
+ */
+#define ARIZONA_TONE1_LVL_0_MASK                 0xFFFF  /* TONE1_LVL - [15:0] */
+#define ARIZONA_TONE1_LVL_0_SHIFT                     0  /* TONE1_LVL - [15:0] */
+#define ARIZONA_TONE1_LVL_0_WIDTH                    16  /* TONE1_LVL - [15:0] */
+
+/*
+ * R34 (0x22) - Tone Generator 3
+ */
+#define ARIZONA_TONE1_LVL_MASK                   0x00FF  /* TONE1_LVL - [7:0] */
+#define ARIZONA_TONE1_LVL_SHIFT                       0  /* TONE1_LVL - [7:0] */
+#define ARIZONA_TONE1_LVL_WIDTH                       8  /* TONE1_LVL - [7:0] */
+
+/*
+ * R35 (0x23) - Tone Generator 4
+ */
+#define ARIZONA_TONE2_LVL_0_MASK                 0xFFFF  /* TONE2_LVL - [15:0] */
+#define ARIZONA_TONE2_LVL_0_SHIFT                     0  /* TONE2_LVL - [15:0] */
+#define ARIZONA_TONE2_LVL_0_WIDTH                    16  /* TONE2_LVL - [15:0] */
+
+/*
+ * R36 (0x24) - Tone Generator 5
+ */
+#define ARIZONA_TONE2_LVL_MASK                   0x00FF  /* TONE2_LVL - [7:0] */
+#define ARIZONA_TONE2_LVL_SHIFT                       0  /* TONE2_LVL - [7:0] */
+#define ARIZONA_TONE2_LVL_WIDTH                       8  /* TONE2_LVL - [7:0] */
+
+/*
+ * R48 (0x30) - PWM Drive 1
+ */
+#define ARIZONA_PWM_RATE_MASK                    0x7800  /* PWM_RATE - [14:11] */
+#define ARIZONA_PWM_RATE_SHIFT                       11  /* PWM_RATE - [14:11] */
+#define ARIZONA_PWM_RATE_WIDTH                        4  /* PWM_RATE - [14:11] */
+#define ARIZONA_PWM_CLK_SEL_MASK                 0x0700  /* PWM_CLK_SEL - [10:8] */
+#define ARIZONA_PWM_CLK_SEL_SHIFT                     8  /* PWM_CLK_SEL - [10:8] */
+#define ARIZONA_PWM_CLK_SEL_WIDTH                     3  /* PWM_CLK_SEL - [10:8] */
+#define ARIZONA_PWM2_OVD                         0x0020  /* PWM2_OVD */
+#define ARIZONA_PWM2_OVD_MASK                    0x0020  /* PWM2_OVD */
+#define ARIZONA_PWM2_OVD_SHIFT                        5  /* PWM2_OVD */
+#define ARIZONA_PWM2_OVD_WIDTH                        1  /* PWM2_OVD */
+#define ARIZONA_PWM1_OVD                         0x0010  /* PWM1_OVD */
+#define ARIZONA_PWM1_OVD_MASK                    0x0010  /* PWM1_OVD */
+#define ARIZONA_PWM1_OVD_SHIFT                        4  /* PWM1_OVD */
+#define ARIZONA_PWM1_OVD_WIDTH                        1  /* PWM1_OVD */
+#define ARIZONA_PWM2_ENA                         0x0002  /* PWM2_ENA */
+#define ARIZONA_PWM2_ENA_MASK                    0x0002  /* PWM2_ENA */
+#define ARIZONA_PWM2_ENA_SHIFT                        1  /* PWM2_ENA */
+#define ARIZONA_PWM2_ENA_WIDTH                        1  /* PWM2_ENA */
+#define ARIZONA_PWM1_ENA                         0x0001  /* PWM1_ENA */
+#define ARIZONA_PWM1_ENA_MASK                    0x0001  /* PWM1_ENA */
+#define ARIZONA_PWM1_ENA_SHIFT                        0  /* PWM1_ENA */
+#define ARIZONA_PWM1_ENA_WIDTH                        1  /* PWM1_ENA */
+
+/*
+ * R49 (0x31) - PWM Drive 2
+ */
+#define ARIZONA_PWM1_LVL_MASK                    0x03FF  /* PWM1_LVL - [9:0] */
+#define ARIZONA_PWM1_LVL_SHIFT                        0  /* PWM1_LVL - [9:0] */
+#define ARIZONA_PWM1_LVL_WIDTH                       10  /* PWM1_LVL - [9:0] */
+
+/*
+ * R50 (0x32) - PWM Drive 3
+ */
+#define ARIZONA_PWM2_LVL_MASK                    0x03FF  /* PWM2_LVL - [9:0] */
+#define ARIZONA_PWM2_LVL_SHIFT                        0  /* PWM2_LVL - [9:0] */
+#define ARIZONA_PWM2_LVL_WIDTH                       10  /* PWM2_LVL - [9:0] */
+
+/*
+ * R64 (0x40) - Wake control
+ */
+#define ARIZONA_WKUP_GP5_FALL                    0x0020  /* WKUP_GP5_FALL */
+#define ARIZONA_WKUP_GP5_FALL_MASK               0x0020  /* WKUP_GP5_FALL */
+#define ARIZONA_WKUP_GP5_FALL_SHIFT                   5  /* WKUP_GP5_FALL */
+#define ARIZONA_WKUP_GP5_FALL_WIDTH                   1  /* WKUP_GP5_FALL */
+#define ARIZONA_WKUP_GP5_RISE                    0x0010  /* WKUP_GP5_RISE */
+#define ARIZONA_WKUP_GP5_RISE_MASK               0x0010  /* WKUP_GP5_RISE */
+#define ARIZONA_WKUP_GP5_RISE_SHIFT                   4  /* WKUP_GP5_RISE */
+#define ARIZONA_WKUP_GP5_RISE_WIDTH                   1  /* WKUP_GP5_RISE */
+#define ARIZONA_WKUP_JD1_FALL                    0x0008  /* WKUP_JD1_FALL */
+#define ARIZONA_WKUP_JD1_FALL_MASK               0x0008  /* WKUP_JD1_FALL */
+#define ARIZONA_WKUP_JD1_FALL_SHIFT                   3  /* WKUP_JD1_FALL */
+#define ARIZONA_WKUP_JD1_FALL_WIDTH                   1  /* WKUP_JD1_FALL */
+#define ARIZONA_WKUP_JD1_RISE                    0x0004  /* WKUP_JD1_RISE */
+#define ARIZONA_WKUP_JD1_RISE_MASK               0x0004  /* WKUP_JD1_RISE */
+#define ARIZONA_WKUP_JD1_RISE_SHIFT                   2  /* WKUP_JD1_RISE */
+#define ARIZONA_WKUP_JD1_RISE_WIDTH                   1  /* WKUP_JD1_RISE */
+#define ARIZONA_WKUP_JD2_FALL                    0x0002  /* WKUP_JD2_FALL */
+#define ARIZONA_WKUP_JD2_FALL_MASK               0x0002  /* WKUP_JD2_FALL */
+#define ARIZONA_WKUP_JD2_FALL_SHIFT                   1  /* WKUP_JD2_FALL */
+#define ARIZONA_WKUP_JD2_FALL_WIDTH                   1  /* WKUP_JD2_FALL */
+#define ARIZONA_WKUP_JD2_RISE                    0x0001  /* WKUP_JD2_RISE */
+#define ARIZONA_WKUP_JD2_RISE_MASK               0x0001  /* WKUP_JD2_RISE */
+#define ARIZONA_WKUP_JD2_RISE_SHIFT                   0  /* WKUP_JD2_RISE */
+#define ARIZONA_WKUP_JD2_RISE_WIDTH                   1  /* WKUP_JD2_RISE */
+
+/*
+ * R65 (0x41) - Sequence control
+ */
+#define ARIZONA_WSEQ_ENA_GP5_FALL                0x0020  /* WSEQ_ENA_GP5_FALL */
+#define ARIZONA_WSEQ_ENA_GP5_FALL_MASK           0x0020  /* WSEQ_ENA_GP5_FALL */
+#define ARIZONA_WSEQ_ENA_GP5_FALL_SHIFT               5  /* WSEQ_ENA_GP5_FALL */
+#define ARIZONA_WSEQ_ENA_GP5_FALL_WIDTH               1  /* WSEQ_ENA_GP5_FALL */
+#define ARIZONA_WSEQ_ENA_GP5_RISE                0x0010  /* WSEQ_ENA_GP5_RISE */
+#define ARIZONA_WSEQ_ENA_GP5_RISE_MASK           0x0010  /* WSEQ_ENA_GP5_RISE */
+#define ARIZONA_WSEQ_ENA_GP5_RISE_SHIFT               4  /* WSEQ_ENA_GP5_RISE */
+#define ARIZONA_WSEQ_ENA_GP5_RISE_WIDTH               1  /* WSEQ_ENA_GP5_RISE */
+#define ARIZONA_WSEQ_ENA_JD1_FALL                0x0008  /* WSEQ_ENA_JD1_FALL */
+#define ARIZONA_WSEQ_ENA_JD1_FALL_MASK           0x0008  /* WSEQ_ENA_JD1_FALL */
+#define ARIZONA_WSEQ_ENA_JD1_FALL_SHIFT               3  /* WSEQ_ENA_JD1_FALL */
+#define ARIZONA_WSEQ_ENA_JD1_FALL_WIDTH               1  /* WSEQ_ENA_JD1_FALL */
+#define ARIZONA_WSEQ_ENA_JD1_RISE                0x0004  /* WSEQ_ENA_JD1_RISE */
+#define ARIZONA_WSEQ_ENA_JD1_RISE_MASK           0x0004  /* WSEQ_ENA_JD1_RISE */
+#define ARIZONA_WSEQ_ENA_JD1_RISE_SHIFT               2  /* WSEQ_ENA_JD1_RISE */
+#define ARIZONA_WSEQ_ENA_JD1_RISE_WIDTH               1  /* WSEQ_ENA_JD1_RISE */
+#define ARIZONA_WSEQ_ENA_JD2_FALL                0x0002  /* WSEQ_ENA_JD2_FALL */
+#define ARIZONA_WSEQ_ENA_JD2_FALL_MASK           0x0002  /* WSEQ_ENA_JD2_FALL */
+#define ARIZONA_WSEQ_ENA_JD2_FALL_SHIFT               1  /* WSEQ_ENA_JD2_FALL */
+#define ARIZONA_WSEQ_ENA_JD2_FALL_WIDTH               1  /* WSEQ_ENA_JD2_FALL */
+#define ARIZONA_WSEQ_ENA_JD2_RISE                0x0001  /* WSEQ_ENA_JD2_RISE */
+#define ARIZONA_WSEQ_ENA_JD2_RISE_MASK           0x0001  /* WSEQ_ENA_JD2_RISE */
+#define ARIZONA_WSEQ_ENA_JD2_RISE_SHIFT               0  /* WSEQ_ENA_JD2_RISE */
+#define ARIZONA_WSEQ_ENA_JD2_RISE_WIDTH               1  /* WSEQ_ENA_JD2_RISE */
+
+/*
+ * R97 (0x61) - Sample Rate Sequence Select 1
+ */
+#define ARIZONA_WSEQ_SAMPLE_RATE_DETECT_A_SEQ_ADDR_MASK 0x01FF  /* WSEQ_SAMPLE_RATE_DETECT_A_SEQ_ADDR - [8:0] */
+#define ARIZONA_WSEQ_SAMPLE_RATE_DETECT_A_SEQ_ADDR_SHIFT      0  /* WSEQ_SAMPLE_RATE_DETECT_A_SEQ_ADDR - [8:0] */
+#define ARIZONA_WSEQ_SAMPLE_RATE_DETECT_A_SEQ_ADDR_WIDTH      9  /* WSEQ_SAMPLE_RATE_DETECT_A_SEQ_ADDR - [8:0] */
+
+/*
+ * R98 (0x62) - Sample Rate Sequence Select 2
+ */
+#define ARIZONA_WSEQ_SAMPLE_RATE_DETECT_B_SEQ_ADDR_MASK 0x01FF  /* WSEQ_SAMPLE_RATE_DETECT_B_SEQ_ADDR - [8:0] */
+#define ARIZONA_WSEQ_SAMPLE_RATE_DETECT_B_SEQ_ADDR_SHIFT      0  /* WSEQ_SAMPLE_RATE_DETECT_B_SEQ_ADDR - [8:0] */
+#define ARIZONA_WSEQ_SAMPLE_RATE_DETECT_B_SEQ_ADDR_WIDTH      9  /* WSEQ_SAMPLE_RATE_DETECT_B_SEQ_ADDR - [8:0] */
+
+/*
+ * R99 (0x63) - Sample Rate Sequence Select 3
+ */
+#define ARIZONA_WSEQ_SAMPLE_RATE_DETECT_C_SEQ_ADDR_MASK 0x01FF  /* WSEQ_SAMPLE_RATE_DETECT_C_SEQ_ADDR - [8:0] */
+#define ARIZONA_WSEQ_SAMPLE_RATE_DETECT_C_SEQ_ADDR_SHIFT      0  /* WSEQ_SAMPLE_RATE_DETECT_C_SEQ_ADDR - [8:0] */
+#define ARIZONA_WSEQ_SAMPLE_RATE_DETECT_C_SEQ_ADDR_WIDTH      9  /* WSEQ_SAMPLE_RATE_DETECT_C_SEQ_ADDR - [8:0] */
+
+/*
+ * R100 (0x64) - Sample Rate Sequence Select 4
+ */
+#define ARIZONA_WSEQ_SAMPLE_RATE_DETECT_D_SEQ_ADDR_MASK 0x01FF  /* WSEQ_SAMPLE_RATE_DETECT_D_SEQ_ADDR - [8:0] */
+#define ARIZONA_WSEQ_SAMPLE_RATE_DETECT_D_SEQ_ADDR_SHIFT      0  /* WSEQ_SAMPLE_RATE_DETECT_D_SEQ_ADDR - [8:0] */
+#define ARIZONA_WSEQ_SAMPLE_RATE_DETECT_D_SEQ_ADDR_WIDTH      9  /* WSEQ_SAMPLE_RATE_DETECT_D_SEQ_ADDR - [8:0] */
+
+/*
+ * R104 (0x68) - Always On Triggers Sequence Select 1
+ */
+#define ARIZONA_WSEQ_GP5_RISE_SEQ_ADDR_MASK      0x01FF  /* WSEQ_GP5_RISE_SEQ_ADDR - [8:0] */
+#define ARIZONA_WSEQ_GP5_RISE_SEQ_ADDR_SHIFT          0  /* WSEQ_GP5_RISE_SEQ_ADDR - [8:0] */
+#define ARIZONA_WSEQ_GP5_RISE_SEQ_ADDR_WIDTH          9  /* WSEQ_GP5_RISE_SEQ_ADDR - [8:0] */
+
+/*
+ * R105 (0x69) - Always On Triggers Sequence Select 2
+ */
+#define ARIZONA_WSEQ_GP5_FALL_SEQ_ADDR_MASK      0x01FF  /* WSEQ_GP5_FALL_SEQ_ADDR - [8:0] */
+#define ARIZONA_WSEQ_GP5_FALL_SEQ_ADDR_SHIFT          0  /* WSEQ_GP5_FALL_SEQ_ADDR - [8:0] */
+#define ARIZONA_WSEQ_GP5_FALL_SEQ_ADDR_WIDTH          9  /* WSEQ_GP5_FALL_SEQ_ADDR - [8:0] */
+
+/*
+ * R106 (0x6A) - Always On Triggers Sequence Select 3
+ */
+#define ARIZONA_WSEQ_JD1_RISE_SEQ_ADDR_MASK      0x01FF  /* WSEQ_JD1_RISE_SEQ_ADDR - [8:0] */
+#define ARIZONA_WSEQ_JD1_RISE_SEQ_ADDR_SHIFT          0  /* WSEQ_JD1_RISE_SEQ_ADDR - [8:0] */
+#define ARIZONA_WSEQ_JD1_RISE_SEQ_ADDR_WIDTH          9  /* WSEQ_JD1_RISE_SEQ_ADDR - [8:0] */
+
+/*
+ * R107 (0x6B) - Always On Triggers Sequence Select 4
+ */
+#define ARIZONA_WSEQ_JD1_FALL_SEQ_ADDR_MASK      0x01FF  /* WSEQ_JD1_FALL_SEQ_ADDR - [8:0] */
+#define ARIZONA_WSEQ_JD1_FALL_SEQ_ADDR_SHIFT          0  /* WSEQ_JD1_FALL_SEQ_ADDR - [8:0] */
+#define ARIZONA_WSEQ_JD1_FALL_SEQ_ADDR_WIDTH          9  /* WSEQ_JD1_FALL_SEQ_ADDR - [8:0] */
+
+/*
+ * R108 (0x6C) - Always On Triggers Sequence Select 5
+ */
+#define ARIZONA_WSEQ_JD2_RISE_SEQ_ADDR_MASK      0x01FF  /* WSEQ_JD2_RISE_SEQ_ADDR - [8:0] */
+#define ARIZONA_WSEQ_JD2_RISE_SEQ_ADDR_SHIFT          0  /* WSEQ_JD2_RISE_SEQ_ADDR - [8:0] */
+#define ARIZONA_WSEQ_JD2_RISE_SEQ_ADDR_WIDTH          9  /* WSEQ_JD2_RISE_SEQ_ADDR - [8:0] */
+
+/*
+ * R109 (0x6D) - Always On Triggers Sequence Select 6
+ */
+#define ARIZONA_WSEQ_JD2_FALL_SEQ_ADDR_MASK      0x01FF  /* WSEQ_JD2_FALL_SEQ_ADDR - [8:0] */
+#define ARIZONA_WSEQ_JD2_FALL_SEQ_ADDR_SHIFT          0  /* WSEQ_JD2_FALL_SEQ_ADDR - [8:0] */
+#define ARIZONA_WSEQ_JD2_FALL_SEQ_ADDR_WIDTH          9  /* WSEQ_JD2_FALL_SEQ_ADDR - [8:0] */
+
+/*
+ * R112 (0x70) - Comfort Noise Generator
+ */
+#define ARIZONA_NOISE_GEN_RATE_MASK              0x7800  /* NOISE_GEN_RATE - [14:11] */
+#define ARIZONA_NOISE_GEN_RATE_SHIFT                 11  /* NOISE_GEN_RATE - [14:11] */
+#define ARIZONA_NOISE_GEN_RATE_WIDTH                  4  /* NOISE_GEN_RATE - [14:11] */
+#define ARIZONA_NOISE_GEN_ENA                    0x0020  /* NOISE_GEN_ENA */
+#define ARIZONA_NOISE_GEN_ENA_MASK               0x0020  /* NOISE_GEN_ENA */
+#define ARIZONA_NOISE_GEN_ENA_SHIFT                   5  /* NOISE_GEN_ENA */
+#define ARIZONA_NOISE_GEN_ENA_WIDTH                   1  /* NOISE_GEN_ENA */
+#define ARIZONA_NOISE_GEN_GAIN_MASK              0x001F  /* NOISE_GEN_GAIN - [4:0] */
+#define ARIZONA_NOISE_GEN_GAIN_SHIFT                  0  /* NOISE_GEN_GAIN - [4:0] */
+#define ARIZONA_NOISE_GEN_GAIN_WIDTH                  5  /* NOISE_GEN_GAIN - [4:0] */
+
+/*
+ * R144 (0x90) - Haptics Control 1
+ */
+#define ARIZONA_HAP_RATE_MASK                    0x7800  /* HAP_RATE - [14:11] */
+#define ARIZONA_HAP_RATE_SHIFT                       11  /* HAP_RATE - [14:11] */
+#define ARIZONA_HAP_RATE_WIDTH                        4  /* HAP_RATE - [14:11] */
+#define ARIZONA_ONESHOT_TRIG                     0x0010  /* ONESHOT_TRIG */
+#define ARIZONA_ONESHOT_TRIG_MASK                0x0010  /* ONESHOT_TRIG */
+#define ARIZONA_ONESHOT_TRIG_SHIFT                    4  /* ONESHOT_TRIG */
+#define ARIZONA_ONESHOT_TRIG_WIDTH                    1  /* ONESHOT_TRIG */
+#define ARIZONA_HAP_CTRL_MASK                    0x000C  /* HAP_CTRL - [3:2] */
+#define ARIZONA_HAP_CTRL_SHIFT                        2  /* HAP_CTRL - [3:2] */
+#define ARIZONA_HAP_CTRL_WIDTH                        2  /* HAP_CTRL - [3:2] */
+#define ARIZONA_HAP_ACT                          0x0002  /* HAP_ACT */
+#define ARIZONA_HAP_ACT_MASK                     0x0002  /* HAP_ACT */
+#define ARIZONA_HAP_ACT_SHIFT                         1  /* HAP_ACT */
+#define ARIZONA_HAP_ACT_WIDTH                         1  /* HAP_ACT */
+
+/*
+ * R145 (0x91) - Haptics Control 2
+ */
+#define ARIZONA_LRA_FREQ_MASK                    0x7FFF  /* LRA_FREQ - [14:0] */
+#define ARIZONA_LRA_FREQ_SHIFT                        0  /* LRA_FREQ - [14:0] */
+#define ARIZONA_LRA_FREQ_WIDTH                       15  /* LRA_FREQ - [14:0] */
+
+/*
+ * R146 (0x92) - Haptics phase 1 intensity
+ */
+#define ARIZONA_PHASE1_INTENSITY_MASK            0x00FF  /* PHASE1_INTENSITY - [7:0] */
+#define ARIZONA_PHASE1_INTENSITY_SHIFT                0  /* PHASE1_INTENSITY - [7:0] */
+#define ARIZONA_PHASE1_INTENSITY_WIDTH                8  /* PHASE1_INTENSITY - [7:0] */
+
+/*
+ * R147 (0x93) - Haptics phase 1 duration
+ */
+#define ARIZONA_PHASE1_DURATION_MASK             0x01FF  /* PHASE1_DURATION - [8:0] */
+#define ARIZONA_PHASE1_DURATION_SHIFT                 0  /* PHASE1_DURATION - [8:0] */
+#define ARIZONA_PHASE1_DURATION_WIDTH                 9  /* PHASE1_DURATION - [8:0] */
+
+/*
+ * R148 (0x94) - Haptics phase 2 intensity
+ */
+#define ARIZONA_PHASE2_INTENSITY_MASK            0x00FF  /* PHASE2_INTENSITY - [7:0] */
+#define ARIZONA_PHASE2_INTENSITY_SHIFT                0  /* PHASE2_INTENSITY - [7:0] */
+#define ARIZONA_PHASE2_INTENSITY_WIDTH                8  /* PHASE2_INTENSITY - [7:0] */
+
+/*
+ * R149 (0x95) - Haptics phase 2 duration
+ */
+#define ARIZONA_PHASE2_DURATION_MASK             0x07FF  /* PHASE2_DURATION - [10:0] */
+#define ARIZONA_PHASE2_DURATION_SHIFT                 0  /* PHASE2_DURATION - [10:0] */
+#define ARIZONA_PHASE2_DURATION_WIDTH                11  /* PHASE2_DURATION - [10:0] */
+
+/*
+ * R150 (0x96) - Haptics phase 3 intensity
+ */
+#define ARIZONA_PHASE3_INTENSITY_MASK            0x00FF  /* PHASE3_INTENSITY - [7:0] */
+#define ARIZONA_PHASE3_INTENSITY_SHIFT                0  /* PHASE3_INTENSITY - [7:0] */
+#define ARIZONA_PHASE3_INTENSITY_WIDTH                8  /* PHASE3_INTENSITY - [7:0] */
+
+/*
+ * R151 (0x97) - Haptics phase 3 duration
+ */
+#define ARIZONA_PHASE3_DURATION_MASK             0x01FF  /* PHASE3_DURATION - [8:0] */
+#define ARIZONA_PHASE3_DURATION_SHIFT                 0  /* PHASE3_DURATION - [8:0] */
+#define ARIZONA_PHASE3_DURATION_WIDTH                 9  /* PHASE3_DURATION - [8:0] */
+
+/*
+ * R152 (0x98) - Haptics Status
+ */
+#define ARIZONA_ONESHOT_STS                      0x0001  /* ONESHOT_STS */
+#define ARIZONA_ONESHOT_STS_MASK                 0x0001  /* ONESHOT_STS */
+#define ARIZONA_ONESHOT_STS_SHIFT                     0  /* ONESHOT_STS */
+#define ARIZONA_ONESHOT_STS_WIDTH                     1  /* ONESHOT_STS */
+
+/*
+ * R256 (0x100) - Clock 32k 1
+ */
+#define ARIZONA_CLK_32K_ENA                      0x0040  /* CLK_32K_ENA */
+#define ARIZONA_CLK_32K_ENA_MASK                 0x0040  /* CLK_32K_ENA */
+#define ARIZONA_CLK_32K_ENA_SHIFT                     6  /* CLK_32K_ENA */
+#define ARIZONA_CLK_32K_ENA_WIDTH                     1  /* CLK_32K_ENA */
+#define ARIZONA_CLK_32K_SRC_MASK                 0x0003  /* CLK_32K_SRC - [1:0] */
+#define ARIZONA_CLK_32K_SRC_SHIFT                     0  /* CLK_32K_SRC - [1:0] */
+#define ARIZONA_CLK_32K_SRC_WIDTH                     2  /* CLK_32K_SRC - [1:0] */
+
+/*
+ * R257 (0x101) - System Clock 1
+ */
+#define ARIZONA_SYSCLK_FRAC                      0x8000  /* SYSCLK_FRAC */
+#define ARIZONA_SYSCLK_FRAC_MASK                 0x8000  /* SYSCLK_FRAC */
+#define ARIZONA_SYSCLK_FRAC_SHIFT                    15  /* SYSCLK_FRAC */
+#define ARIZONA_SYSCLK_FRAC_WIDTH                     1  /* SYSCLK_FRAC */
+#define ARIZONA_SYSCLK_FREQ_MASK                 0x0700  /* SYSCLK_FREQ - [10:8] */
+#define ARIZONA_SYSCLK_FREQ_SHIFT                     8  /* SYSCLK_FREQ - [10:8] */
+#define ARIZONA_SYSCLK_FREQ_WIDTH                     3  /* SYSCLK_FREQ - [10:8] */
+#define ARIZONA_SYSCLK_ENA                       0x0040  /* SYSCLK_ENA */
+#define ARIZONA_SYSCLK_ENA_MASK                  0x0040  /* SYSCLK_ENA */
+#define ARIZONA_SYSCLK_ENA_SHIFT                      6  /* SYSCLK_ENA */
+#define ARIZONA_SYSCLK_ENA_WIDTH                      1  /* SYSCLK_ENA */
+#define ARIZONA_SYSCLK_SRC_MASK                  0x000F  /* SYSCLK_SRC - [3:0] */
+#define ARIZONA_SYSCLK_SRC_SHIFT                      0  /* SYSCLK_SRC - [3:0] */
+#define ARIZONA_SYSCLK_SRC_WIDTH                      4  /* SYSCLK_SRC - [3:0] */
+
+/*
+ * R258 (0x102) - Sample rate 1
+ */
+#define ARIZONA_SAMPLE_RATE_1_MASK               0x001F  /* SAMPLE_RATE_1 - [4:0] */
+#define ARIZONA_SAMPLE_RATE_1_SHIFT                   0  /* SAMPLE_RATE_1 - [4:0] */
+#define ARIZONA_SAMPLE_RATE_1_WIDTH                   5  /* SAMPLE_RATE_1 - [4:0] */
+
+/*
+ * R259 (0x103) - Sample rate 2
+ */
+#define ARIZONA_SAMPLE_RATE_2_MASK               0x001F  /* SAMPLE_RATE_2 - [4:0] */
+#define ARIZONA_SAMPLE_RATE_2_SHIFT                   0  /* SAMPLE_RATE_2 - [4:0] */
+#define ARIZONA_SAMPLE_RATE_2_WIDTH                   5  /* SAMPLE_RATE_2 - [4:0] */
+
+/*
+ * R260 (0x104) - Sample rate 3
+ */
+#define ARIZONA_SAMPLE_RATE_3_MASK               0x001F  /* SAMPLE_RATE_3 - [4:0] */
+#define ARIZONA_SAMPLE_RATE_3_SHIFT                   0  /* SAMPLE_RATE_3 - [4:0] */
+#define ARIZONA_SAMPLE_RATE_3_WIDTH                   5  /* SAMPLE_RATE_3 - [4:0] */
+
+/*
+ * R266 (0x10A) - Sample rate 1 status
+ */
+#define ARIZONA_SAMPLE_RATE_1_STS_MASK           0x001F  /* SAMPLE_RATE_1_STS - [4:0] */
+#define ARIZONA_SAMPLE_RATE_1_STS_SHIFT               0  /* SAMPLE_RATE_1_STS - [4:0] */
+#define ARIZONA_SAMPLE_RATE_1_STS_WIDTH               5  /* SAMPLE_RATE_1_STS - [4:0] */
+
+/*
+ * R267 (0x10B) - Sample rate 2 status
+ */
+#define ARIZONA_SAMPLE_RATE_2_STS_MASK           0x001F  /* SAMPLE_RATE_2_STS - [4:0] */
+#define ARIZONA_SAMPLE_RATE_2_STS_SHIFT               0  /* SAMPLE_RATE_2_STS - [4:0] */
+#define ARIZONA_SAMPLE_RATE_2_STS_WIDTH               5  /* SAMPLE_RATE_2_STS - [4:0] */
+
+/*
+ * R268 (0x10C) - Sample rate 3 status
+ */
+#define ARIZONA_SAMPLE_RATE_3_STS_MASK           0x001F  /* SAMPLE_RATE_3_STS - [4:0] */
+#define ARIZONA_SAMPLE_RATE_3_STS_SHIFT               0  /* SAMPLE_RATE_3_STS - [4:0] */
+#define ARIZONA_SAMPLE_RATE_3_STS_WIDTH               5  /* SAMPLE_RATE_3_STS - [4:0] */
+
+/*
+ * R274 (0x112) - Async clock 1
+ */
+#define ARIZONA_ASYNC_CLK_FREQ_MASK              0x0700  /* ASYNC_CLK_FREQ - [10:8] */
+#define ARIZONA_ASYNC_CLK_FREQ_SHIFT                  8  /* ASYNC_CLK_FREQ - [10:8] */
+#define ARIZONA_ASYNC_CLK_FREQ_WIDTH                  3  /* ASYNC_CLK_FREQ - [10:8] */
+#define ARIZONA_ASYNC_CLK_ENA                    0x0040  /* ASYNC_CLK_ENA */
+#define ARIZONA_ASYNC_CLK_ENA_MASK               0x0040  /* ASYNC_CLK_ENA */
+#define ARIZONA_ASYNC_CLK_ENA_SHIFT                   6  /* ASYNC_CLK_ENA */
+#define ARIZONA_ASYNC_CLK_ENA_WIDTH                   1  /* ASYNC_CLK_ENA */
+#define ARIZONA_ASYNC_CLK_SRC_MASK               0x000F  /* ASYNC_CLK_SRC - [3:0] */
+#define ARIZONA_ASYNC_CLK_SRC_SHIFT                   0  /* ASYNC_CLK_SRC - [3:0] */
+#define ARIZONA_ASYNC_CLK_SRC_WIDTH                   4  /* ASYNC_CLK_SRC - [3:0] */
+
+/*
+ * R275 (0x113) - Async sample rate 1
+ */
+#define ARIZONA_ASYNC_SAMPLE_RATE_MASK           0x001F  /* ASYNC_SAMPLE_RATE - [4:0] */
+#define ARIZONA_ASYNC_SAMPLE_RATE_SHIFT               0  /* ASYNC_SAMPLE_RATE - [4:0] */
+#define ARIZONA_ASYNC_SAMPLE_RATE_WIDTH               5  /* ASYNC_SAMPLE_RATE - [4:0] */
+
+/*
+ * R283 (0x11B) - Async sample rate 1 status
+ */
+#define ARIZONA_ASYNC_SAMPLE_RATE_STS_MASK       0x001F  /* ASYNC_SAMPLE_RATE_STS - [4:0] */
+#define ARIZONA_ASYNC_SAMPLE_RATE_STS_SHIFT           0  /* ASYNC_SAMPLE_RATE_STS - [4:0] */
+#define ARIZONA_ASYNC_SAMPLE_RATE_STS_WIDTH           5  /* ASYNC_SAMPLE_RATE_STS - [4:0] */
+
+/*
+ * R329 (0x149) - Output system clock
+ */
+#define ARIZONA_OPCLK_ENA                        0x8000  /* OPCLK_ENA */
+#define ARIZONA_OPCLK_ENA_MASK                   0x8000  /* OPCLK_ENA */
+#define ARIZONA_OPCLK_ENA_SHIFT                      15  /* OPCLK_ENA */
+#define ARIZONA_OPCLK_ENA_WIDTH                       1  /* OPCLK_ENA */
+#define ARIZONA_OPCLK_DIV_MASK                   0x00F8  /* OPCLK_DIV - [7:3] */
+#define ARIZONA_OPCLK_DIV_SHIFT                       3  /* OPCLK_DIV - [7:3] */
+#define ARIZONA_OPCLK_DIV_WIDTH                       5  /* OPCLK_DIV - [7:3] */
+#define ARIZONA_OPCLK_SEL_MASK                   0x0007  /* OPCLK_SEL - [2:0] */
+#define ARIZONA_OPCLK_SEL_SHIFT                       0  /* OPCLK_SEL - [2:0] */
+#define ARIZONA_OPCLK_SEL_WIDTH                       3  /* OPCLK_SEL - [2:0] */
+
+/*
+ * R330 (0x14A) - Output async clock
+ */
+#define ARIZONA_OPCLK_ASYNC_ENA                  0x8000  /* OPCLK_ASYNC_ENA */
+#define ARIZONA_OPCLK_ASYNC_ENA_MASK             0x8000  /* OPCLK_ASYNC_ENA */
+#define ARIZONA_OPCLK_ASYNC_ENA_SHIFT                15  /* OPCLK_ASYNC_ENA */
+#define ARIZONA_OPCLK_ASYNC_ENA_WIDTH                 1  /* OPCLK_ASYNC_ENA */
+#define ARIZONA_OPCLK_ASYNC_DIV_MASK             0x00F8  /* OPCLK_ASYNC_DIV - [7:3] */
+#define ARIZONA_OPCLK_ASYNC_DIV_SHIFT                 3  /* OPCLK_ASYNC_DIV - [7:3] */
+#define ARIZONA_OPCLK_ASYNC_DIV_WIDTH                 5  /* OPCLK_ASYNC_DIV - [7:3] */
+#define ARIZONA_OPCLK_ASYNC_SEL_MASK             0x0007  /* OPCLK_ASYNC_SEL - [2:0] */
+#define ARIZONA_OPCLK_ASYNC_SEL_SHIFT                 0  /* OPCLK_ASYNC_SEL - [2:0] */
+#define ARIZONA_OPCLK_ASYNC_SEL_WIDTH                 3  /* OPCLK_ASYNC_SEL - [2:0] */
+
+/*
+ * R338 (0x152) - Rate Estimator 1
+ */
+#define ARIZONA_TRIG_ON_STARTUP                  0x0010  /* TRIG_ON_STARTUP */
+#define ARIZONA_TRIG_ON_STARTUP_MASK             0x0010  /* TRIG_ON_STARTUP */
+#define ARIZONA_TRIG_ON_STARTUP_SHIFT                 4  /* TRIG_ON_STARTUP */
+#define ARIZONA_TRIG_ON_STARTUP_WIDTH                 1  /* TRIG_ON_STARTUP */
+#define ARIZONA_LRCLK_SRC_MASK                   0x000E  /* LRCLK_SRC - [3:1] */
+#define ARIZONA_LRCLK_SRC_SHIFT                       1  /* LRCLK_SRC - [3:1] */
+#define ARIZONA_LRCLK_SRC_WIDTH                       3  /* LRCLK_SRC - [3:1] */
+#define ARIZONA_RATE_EST_ENA                     0x0001  /* RATE_EST_ENA */
+#define ARIZONA_RATE_EST_ENA_MASK                0x0001  /* RATE_EST_ENA */
+#define ARIZONA_RATE_EST_ENA_SHIFT                    0  /* RATE_EST_ENA */
+#define ARIZONA_RATE_EST_ENA_WIDTH                    1  /* RATE_EST_ENA */
+
+/*
+ * R339 (0x153) - Rate Estimator 2
+ */
+#define ARIZONA_SAMPLE_RATE_DETECT_A_MASK        0x001F  /* SAMPLE_RATE_DETECT_A - [4:0] */
+#define ARIZONA_SAMPLE_RATE_DETECT_A_SHIFT            0  /* SAMPLE_RATE_DETECT_A - [4:0] */
+#define ARIZONA_SAMPLE_RATE_DETECT_A_WIDTH            5  /* SAMPLE_RATE_DETECT_A - [4:0] */
+
+/*
+ * R340 (0x154) - Rate Estimator 3
+ */
+#define ARIZONA_SAMPLE_RATE_DETECT_B_MASK        0x001F  /* SAMPLE_RATE_DETECT_B - [4:0] */
+#define ARIZONA_SAMPLE_RATE_DETECT_B_SHIFT            0  /* SAMPLE_RATE_DETECT_B - [4:0] */
+#define ARIZONA_SAMPLE_RATE_DETECT_B_WIDTH            5  /* SAMPLE_RATE_DETECT_B - [4:0] */
+
+/*
+ * R341 (0x155) - Rate Estimator 4
+ */
+#define ARIZONA_SAMPLE_RATE_DETECT_C_MASK        0x001F  /* SAMPLE_RATE_DETECT_C - [4:0] */
+#define ARIZONA_SAMPLE_RATE_DETECT_C_SHIFT            0  /* SAMPLE_RATE_DETECT_C - [4:0] */
+#define ARIZONA_SAMPLE_RATE_DETECT_C_WIDTH            5  /* SAMPLE_RATE_DETECT_C - [4:0] */
+
+/*
+ * R342 (0x156) - Rate Estimator 5
+ */
+#define ARIZONA_SAMPLE_RATE_DETECT_D_MASK        0x001F  /* SAMPLE_RATE_DETECT_D - [4:0] */
+#define ARIZONA_SAMPLE_RATE_DETECT_D_SHIFT            0  /* SAMPLE_RATE_DETECT_D - [4:0] */
+#define ARIZONA_SAMPLE_RATE_DETECT_D_WIDTH            5  /* SAMPLE_RATE_DETECT_D - [4:0] */
+
+/*
+ * R369 (0x171) - FLL1 Control 1
+ */
+#define ARIZONA_FLL1_FREERUN                     0x0002  /* FLL1_FREERUN */
+#define ARIZONA_FLL1_FREERUN_MASK                0x0002  /* FLL1_FREERUN */
+#define ARIZONA_FLL1_FREERUN_SHIFT                    1  /* FLL1_FREERUN */
+#define ARIZONA_FLL1_FREERUN_WIDTH                    1  /* FLL1_FREERUN */
+#define ARIZONA_FLL1_ENA                         0x0001  /* FLL1_ENA */
+#define ARIZONA_FLL1_ENA_MASK                    0x0001  /* FLL1_ENA */
+#define ARIZONA_FLL1_ENA_SHIFT                        0  /* FLL1_ENA */
+#define ARIZONA_FLL1_ENA_WIDTH                        1  /* FLL1_ENA */
+
+/*
+ * R370 (0x172) - FLL1 Control 2
+ */
+#define ARIZONA_FLL1_CTRL_UPD                    0x8000  /* FLL1_CTRL_UPD */
+#define ARIZONA_FLL1_CTRL_UPD_MASK               0x8000  /* FLL1_CTRL_UPD */
+#define ARIZONA_FLL1_CTRL_UPD_SHIFT                  15  /* FLL1_CTRL_UPD */
+#define ARIZONA_FLL1_CTRL_UPD_WIDTH                   1  /* FLL1_CTRL_UPD */
+#define ARIZONA_FLL1_N_MASK                      0x03FF  /* FLL1_N - [9:0] */
+#define ARIZONA_FLL1_N_SHIFT                          0  /* FLL1_N - [9:0] */
+#define ARIZONA_FLL1_N_WIDTH                         10  /* FLL1_N - [9:0] */
+
+/*
+ * R371 (0x173) - FLL1 Control 3
+ */
+#define ARIZONA_FLL1_THETA_MASK                  0xFFFF  /* FLL1_THETA - [15:0] */
+#define ARIZONA_FLL1_THETA_SHIFT                      0  /* FLL1_THETA - [15:0] */
+#define ARIZONA_FLL1_THETA_WIDTH                     16  /* FLL1_THETA - [15:0] */
+
+/*
+ * R372 (0x174) - FLL1 Control 4
+ */
+#define ARIZONA_FLL1_LAMBDA_MASK                 0xFFFF  /* FLL1_LAMBDA - [15:0] */
+#define ARIZONA_FLL1_LAMBDA_SHIFT                     0  /* FLL1_LAMBDA - [15:0] */
+#define ARIZONA_FLL1_LAMBDA_WIDTH                    16  /* FLL1_LAMBDA - [15:0] */
+
+/*
+ * R373 (0x175) - FLL1 Control 5
+ */
+#define ARIZONA_FLL1_FRATIO_MASK                 0x0700  /* FLL1_FRATIO - [10:8] */
+#define ARIZONA_FLL1_FRATIO_SHIFT                     8  /* FLL1_FRATIO - [10:8] */
+#define ARIZONA_FLL1_FRATIO_WIDTH                     3  /* FLL1_FRATIO - [10:8] */
+#define ARIZONA_FLL1_OUTDIV_MASK                 0x000E  /* FLL1_OUTDIV - [3:1] */
+#define ARIZONA_FLL1_OUTDIV_SHIFT                     1  /* FLL1_OUTDIV - [3:1] */
+#define ARIZONA_FLL1_OUTDIV_WIDTH                     3  /* FLL1_OUTDIV - [3:1] */
+
+/*
+ * R374 (0x176) - FLL1 Control 6
+ */
+#define ARIZONA_FLL1_CLK_REF_DIV_MASK            0x00C0  /* FLL1_CLK_REF_DIV - [7:6] */
+#define ARIZONA_FLL1_CLK_REF_DIV_SHIFT                6  /* FLL1_CLK_REF_DIV - [7:6] */
+#define ARIZONA_FLL1_CLK_REF_DIV_WIDTH                2  /* FLL1_CLK_REF_DIV - [7:6] */
+#define ARIZONA_FLL1_CLK_REF_SRC_MASK            0x000F  /* FLL1_CLK_REF_SRC - [3:0] */
+#define ARIZONA_FLL1_CLK_REF_SRC_SHIFT                0  /* FLL1_CLK_REF_SRC - [3:0] */
+#define ARIZONA_FLL1_CLK_REF_SRC_WIDTH                4  /* FLL1_CLK_REF_SRC - [3:0] */
+
+/*
+ * R375 (0x177) - FLL1 Loop Filter Test 1
+ */
+#define ARIZONA_FLL1_FRC_INTEG_UPD               0x8000  /* FLL1_FRC_INTEG_UPD */
+#define ARIZONA_FLL1_FRC_INTEG_UPD_MASK          0x8000  /* FLL1_FRC_INTEG_UPD */
+#define ARIZONA_FLL1_FRC_INTEG_UPD_SHIFT             15  /* FLL1_FRC_INTEG_UPD */
+#define ARIZONA_FLL1_FRC_INTEG_UPD_WIDTH              1  /* FLL1_FRC_INTEG_UPD */
+#define ARIZONA_FLL1_FRC_INTEG_VAL_MASK          0x0FFF  /* FLL1_FRC_INTEG_VAL - [11:0] */
+#define ARIZONA_FLL1_FRC_INTEG_VAL_SHIFT              0  /* FLL1_FRC_INTEG_VAL - [11:0] */
+#define ARIZONA_FLL1_FRC_INTEG_VAL_WIDTH             12  /* FLL1_FRC_INTEG_VAL - [11:0] */
+
+/*
+ * R385 (0x181) - FLL1 Synchroniser 1
+ */
+#define ARIZONA_FLL1_SYNC_ENA                    0x0001  /* FLL1_SYNC_ENA */
+#define ARIZONA_FLL1_SYNC_ENA_MASK               0x0001  /* FLL1_SYNC_ENA */
+#define ARIZONA_FLL1_SYNC_ENA_SHIFT                   0  /* FLL1_SYNC_ENA */
+#define ARIZONA_FLL1_SYNC_ENA_WIDTH                   1  /* FLL1_SYNC_ENA */
+
+/*
+ * R386 (0x182) - FLL1 Synchroniser 2
+ */
+#define ARIZONA_FLL1_SYNC_N_MASK                 0x03FF  /* FLL1_SYNC_N - [9:0] */
+#define ARIZONA_FLL1_SYNC_N_SHIFT                     0  /* FLL1_SYNC_N - [9:0] */
+#define ARIZONA_FLL1_SYNC_N_WIDTH                    10  /* FLL1_SYNC_N - [9:0] */
+
+/*
+ * R387 (0x183) - FLL1 Synchroniser 3
+ */
+#define ARIZONA_FLL1_SYNC_THETA_MASK             0xFFFF  /* FLL1_SYNC_THETA - [15:0] */
+#define ARIZONA_FLL1_SYNC_THETA_SHIFT                 0  /* FLL1_SYNC_THETA - [15:0] */
+#define ARIZONA_FLL1_SYNC_THETA_WIDTH                16  /* FLL1_SYNC_THETA - [15:0] */
+
+/*
+ * R388 (0x184) - FLL1 Synchroniser 4
+ */
+#define ARIZONA_FLL1_SYNC_LAMBDA_MASK            0xFFFF  /* FLL1_SYNC_LAMBDA - [15:0] */
+#define ARIZONA_FLL1_SYNC_LAMBDA_SHIFT                0  /* FLL1_SYNC_LAMBDA - [15:0] */
+#define ARIZONA_FLL1_SYNC_LAMBDA_WIDTH               16  /* FLL1_SYNC_LAMBDA - [15:0] */
+
+/*
+ * R389 (0x185) - FLL1 Synchroniser 5
+ */
+#define ARIZONA_FLL1_SYNC_FRATIO_MASK            0x0700  /* FLL1_SYNC_FRATIO - [10:8] */
+#define ARIZONA_FLL1_SYNC_FRATIO_SHIFT                8  /* FLL1_SYNC_FRATIO - [10:8] */
+#define ARIZONA_FLL1_SYNC_FRATIO_WIDTH                3  /* FLL1_SYNC_FRATIO - [10:8] */
+
+/*
+ * R390 (0x186) - FLL1 Synchroniser 6
+ */
+#define ARIZONA_FLL1_CLK_SYNC_DIV_MASK           0x00C0  /* FLL1_CLK_SYNC_DIV - [7:6] */
+#define ARIZONA_FLL1_CLK_SYNC_DIV_SHIFT               6  /* FLL1_CLK_SYNC_DIV - [7:6] */
+#define ARIZONA_FLL1_CLK_SYNC_DIV_WIDTH               2  /* FLL1_CLK_SYNC_DIV - [7:6] */
+#define ARIZONA_FLL1_CLK_SYNC_SRC_MASK           0x000F  /* FLL1_CLK_SYNC_SRC - [3:0] */
+#define ARIZONA_FLL1_CLK_SYNC_SRC_SHIFT               0  /* FLL1_CLK_SYNC_SRC - [3:0] */
+#define ARIZONA_FLL1_CLK_SYNC_SRC_WIDTH               4  /* FLL1_CLK_SYNC_SRC - [3:0] */
+
+/*
+ * R393 (0x189) - FLL1 Spread Spectrum
+ */
+#define ARIZONA_FLL1_SS_AMPL_MASK                0x0030  /* FLL1_SS_AMPL - [5:4] */
+#define ARIZONA_FLL1_SS_AMPL_SHIFT                    4  /* FLL1_SS_AMPL - [5:4] */
+#define ARIZONA_FLL1_SS_AMPL_WIDTH                    2  /* FLL1_SS_AMPL - [5:4] */
+#define ARIZONA_FLL1_SS_FREQ_MASK                0x000C  /* FLL1_SS_FREQ - [3:2] */
+#define ARIZONA_FLL1_SS_FREQ_SHIFT                    2  /* FLL1_SS_FREQ - [3:2] */
+#define ARIZONA_FLL1_SS_FREQ_WIDTH                    2  /* FLL1_SS_FREQ - [3:2] */
+#define ARIZONA_FLL1_SS_SEL_MASK                 0x0003  /* FLL1_SS_SEL - [1:0] */
+#define ARIZONA_FLL1_SS_SEL_SHIFT                     0  /* FLL1_SS_SEL - [1:0] */
+#define ARIZONA_FLL1_SS_SEL_WIDTH                     2  /* FLL1_SS_SEL - [1:0] */
+
+/*
+ * R394 (0x18A) - FLL1 GPIO Clock
+ */
+#define ARIZONA_FLL1_GPDIV_MASK                  0x00FE  /* FLL1_GPDIV - [7:1] */
+#define ARIZONA_FLL1_GPDIV_SHIFT                      1  /* FLL1_GPDIV - [7:1] */
+#define ARIZONA_FLL1_GPDIV_WIDTH                      7  /* FLL1_GPDIV - [7:1] */
+#define ARIZONA_FLL1_GPDIV_ENA                   0x0001  /* FLL1_GPDIV_ENA */
+#define ARIZONA_FLL1_GPDIV_ENA_MASK              0x0001  /* FLL1_GPDIV_ENA */
+#define ARIZONA_FLL1_GPDIV_ENA_SHIFT                  0  /* FLL1_GPDIV_ENA */
+#define ARIZONA_FLL1_GPDIV_ENA_WIDTH                  1  /* FLL1_GPDIV_ENA */
+
+/*
+ * R401 (0x191) - FLL2 Control 1
+ */
+#define ARIZONA_FLL2_FREERUN                     0x0002  /* FLL2_FREERUN */
+#define ARIZONA_FLL2_FREERUN_MASK                0x0002  /* FLL2_FREERUN */
+#define ARIZONA_FLL2_FREERUN_SHIFT                    1  /* FLL2_FREERUN */
+#define ARIZONA_FLL2_FREERUN_WIDTH                    1  /* FLL2_FREERUN */
+#define ARIZONA_FLL2_ENA                         0x0001  /* FLL2_ENA */
+#define ARIZONA_FLL2_ENA_MASK                    0x0001  /* FLL2_ENA */
+#define ARIZONA_FLL2_ENA_SHIFT                        0  /* FLL2_ENA */
+#define ARIZONA_FLL2_ENA_WIDTH                        1  /* FLL2_ENA */
+
+/*
+ * R402 (0x192) - FLL2 Control 2
+ */
+#define ARIZONA_FLL2_CTRL_UPD                    0x8000  /* FLL2_CTRL_UPD */
+#define ARIZONA_FLL2_CTRL_UPD_MASK               0x8000  /* FLL2_CTRL_UPD */
+#define ARIZONA_FLL2_CTRL_UPD_SHIFT                  15  /* FLL2_CTRL_UPD */
+#define ARIZONA_FLL2_CTRL_UPD_WIDTH                   1  /* FLL2_CTRL_UPD */
+#define ARIZONA_FLL2_N_MASK                      0x03FF  /* FLL2_N - [9:0] */
+#define ARIZONA_FLL2_N_SHIFT                          0  /* FLL2_N - [9:0] */
+#define ARIZONA_FLL2_N_WIDTH                         10  /* FLL2_N - [9:0] */
+
+/*
+ * R403 (0x193) - FLL2 Control 3
+ */
+#define ARIZONA_FLL2_THETA_MASK                  0xFFFF  /* FLL2_THETA - [15:0] */
+#define ARIZONA_FLL2_THETA_SHIFT                      0  /* FLL2_THETA - [15:0] */
+#define ARIZONA_FLL2_THETA_WIDTH                     16  /* FLL2_THETA - [15:0] */
+
+/*
+ * R404 (0x194) - FLL2 Control 4
+ */
+#define ARIZONA_FLL2_LAMBDA_MASK                 0xFFFF  /* FLL2_LAMBDA - [15:0] */
+#define ARIZONA_FLL2_LAMBDA_SHIFT                     0  /* FLL2_LAMBDA - [15:0] */
+#define ARIZONA_FLL2_LAMBDA_WIDTH                    16  /* FLL2_LAMBDA - [15:0] */
+
+/*
+ * R405 (0x195) - FLL2 Control 5
+ */
+#define ARIZONA_FLL2_FRATIO_MASK                 0x0700  /* FLL2_FRATIO - [10:8] */
+#define ARIZONA_FLL2_FRATIO_SHIFT                     8  /* FLL2_FRATIO - [10:8] */
+#define ARIZONA_FLL2_FRATIO_WIDTH                     3  /* FLL2_FRATIO - [10:8] */
+#define ARIZONA_FLL2_OUTDIV_MASK                 0x000E  /* FLL2_OUTDIV - [3:1] */
+#define ARIZONA_FLL2_OUTDIV_SHIFT                     1  /* FLL2_OUTDIV - [3:1] */
+#define ARIZONA_FLL2_OUTDIV_WIDTH                     3  /* FLL2_OUTDIV - [3:1] */
+
+/*
+ * R406 (0x196) - FLL2 Control 6
+ */
+#define ARIZONA_FLL2_CLK_REF_DIV_MASK            0x00C0  /* FLL2_CLK_REF_DIV - [7:6] */
+#define ARIZONA_FLL2_CLK_REF_DIV_SHIFT                6  /* FLL2_CLK_REF_DIV - [7:6] */
+#define ARIZONA_FLL2_CLK_REF_DIV_WIDTH                2  /* FLL2_CLK_REF_DIV - [7:6] */
+#define ARIZONA_FLL2_CLK_REF_SRC_MASK            0x000F  /* FLL2_CLK_REF_SRC - [3:0] */
+#define ARIZONA_FLL2_CLK_REF_SRC_SHIFT                0  /* FLL2_CLK_REF_SRC - [3:0] */
+#define ARIZONA_FLL2_CLK_REF_SRC_WIDTH                4  /* FLL2_CLK_REF_SRC - [3:0] */
+
+/*
+ * R407 (0x197) - FLL2 Loop Filter Test 1
+ */
+#define ARIZONA_FLL2_FRC_INTEG_UPD               0x8000  /* FLL2_FRC_INTEG_UPD */
+#define ARIZONA_FLL2_FRC_INTEG_UPD_MASK          0x8000  /* FLL2_FRC_INTEG_UPD */
+#define ARIZONA_FLL2_FRC_INTEG_UPD_SHIFT             15  /* FLL2_FRC_INTEG_UPD */
+#define ARIZONA_FLL2_FRC_INTEG_UPD_WIDTH              1  /* FLL2_FRC_INTEG_UPD */
+#define ARIZONA_FLL2_FRC_INTEG_VAL_MASK          0x0FFF  /* FLL2_FRC_INTEG_VAL - [11:0] */
+#define ARIZONA_FLL2_FRC_INTEG_VAL_SHIFT              0  /* FLL2_FRC_INTEG_VAL - [11:0] */
+#define ARIZONA_FLL2_FRC_INTEG_VAL_WIDTH             12  /* FLL2_FRC_INTEG_VAL - [11:0] */
+
+/*
+ * R417 (0x1A1) - FLL2 Synchroniser 1
+ */
+#define ARIZONA_FLL2_SYNC_ENA                    0x0001  /* FLL2_SYNC_ENA */
+#define ARIZONA_FLL2_SYNC_ENA_MASK               0x0001  /* FLL2_SYNC_ENA */
+#define ARIZONA_FLL2_SYNC_ENA_SHIFT                   0  /* FLL2_SYNC_ENA */
+#define ARIZONA_FLL2_SYNC_ENA_WIDTH                   1  /* FLL2_SYNC_ENA */
+
+/*
+ * R418 (0x1A2) - FLL2 Synchroniser 2
+ */
+#define ARIZONA_FLL2_SYNC_N_MASK                 0x03FF  /* FLL2_SYNC_N - [9:0] */
+#define ARIZONA_FLL2_SYNC_N_SHIFT                     0  /* FLL2_SYNC_N - [9:0] */
+#define ARIZONA_FLL2_SYNC_N_WIDTH                    10  /* FLL2_SYNC_N - [9:0] */
+
+/*
+ * R419 (0x1A3) - FLL2 Synchroniser 3
+ */
+#define ARIZONA_FLL2_SYNC_THETA_MASK             0xFFFF  /* FLL2_SYNC_THETA - [15:0] */
+#define ARIZONA_FLL2_SYNC_THETA_SHIFT                 0  /* FLL2_SYNC_THETA - [15:0] */
+#define ARIZONA_FLL2_SYNC_THETA_WIDTH                16  /* FLL2_SYNC_THETA - [15:0] */
+
+/*
+ * R420 (0x1A4) - FLL2 Synchroniser 4
+ */
+#define ARIZONA_FLL2_SYNC_LAMBDA_MASK            0xFFFF  /* FLL2_SYNC_LAMBDA - [15:0] */
+#define ARIZONA_FLL2_SYNC_LAMBDA_SHIFT                0  /* FLL2_SYNC_LAMBDA - [15:0] */
+#define ARIZONA_FLL2_SYNC_LAMBDA_WIDTH               16  /* FLL2_SYNC_LAMBDA - [15:0] */
+
+/*
+ * R421 (0x1A5) - FLL2 Synchroniser 5
+ */
+#define ARIZONA_FLL2_SYNC_FRATIO_MASK            0x0700  /* FLL2_SYNC_FRATIO - [10:8] */
+#define ARIZONA_FLL2_SYNC_FRATIO_SHIFT                8  /* FLL2_SYNC_FRATIO - [10:8] */
+#define ARIZONA_FLL2_SYNC_FRATIO_WIDTH                3  /* FLL2_SYNC_FRATIO - [10:8] */
+
+/*
+ * R422 (0x1A6) - FLL2 Synchroniser 6
+ */
+#define ARIZONA_FLL2_CLK_SYNC_DIV_MASK           0x00C0  /* FLL2_CLK_SYNC_DIV - [7:6] */
+#define ARIZONA_FLL2_CLK_SYNC_DIV_SHIFT               6  /* FLL2_CLK_SYNC_DIV - [7:6] */
+#define ARIZONA_FLL2_CLK_SYNC_DIV_WIDTH               2  /* FLL2_CLK_SYNC_DIV - [7:6] */
+#define ARIZONA_FLL2_CLK_SYNC_SRC_MASK           0x000F  /* FLL2_CLK_SYNC_SRC - [3:0] */
+#define ARIZONA_FLL2_CLK_SYNC_SRC_SHIFT               0  /* FLL2_CLK_SYNC_SRC - [3:0] */
+#define ARIZONA_FLL2_CLK_SYNC_SRC_WIDTH               4  /* FLL2_CLK_SYNC_SRC - [3:0] */
+
+/*
+ * R425 (0x1A9) - FLL2 Spread Spectrum
+ */
+#define ARIZONA_FLL2_SS_AMPL_MASK                0x0030  /* FLL2_SS_AMPL - [5:4] */
+#define ARIZONA_FLL2_SS_AMPL_SHIFT                    4  /* FLL2_SS_AMPL - [5:4] */
+#define ARIZONA_FLL2_SS_AMPL_WIDTH                    2  /* FLL2_SS_AMPL - [5:4] */
+#define ARIZONA_FLL2_SS_FREQ_MASK                0x000C  /* FLL2_SS_FREQ - [3:2] */
+#define ARIZONA_FLL2_SS_FREQ_SHIFT                    2  /* FLL2_SS_FREQ - [3:2] */
+#define ARIZONA_FLL2_SS_FREQ_WIDTH                    2  /* FLL2_SS_FREQ - [3:2] */
+#define ARIZONA_FLL2_SS_SEL_MASK                 0x0003  /* FLL2_SS_SEL - [1:0] */
+#define ARIZONA_FLL2_SS_SEL_SHIFT                     0  /* FLL2_SS_SEL - [1:0] */
+#define ARIZONA_FLL2_SS_SEL_WIDTH                     2  /* FLL2_SS_SEL - [1:0] */
+
+/*
+ * R426 (0x1AA) - FLL2 GPIO Clock
+ */
+#define ARIZONA_FLL2_GPDIV_MASK                  0x00FE  /* FLL2_GPDIV - [7:1] */
+#define ARIZONA_FLL2_GPDIV_SHIFT                      1  /* FLL2_GPDIV - [7:1] */
+#define ARIZONA_FLL2_GPDIV_WIDTH                      7  /* FLL2_GPDIV - [7:1] */
+#define ARIZONA_FLL2_GPDIV_ENA                   0x0001  /* FLL2_GPDIV_ENA */
+#define ARIZONA_FLL2_GPDIV_ENA_MASK              0x0001  /* FLL2_GPDIV_ENA */
+#define ARIZONA_FLL2_GPDIV_ENA_SHIFT                  0  /* FLL2_GPDIV_ENA */
+#define ARIZONA_FLL2_GPDIV_ENA_WIDTH                  1  /* FLL2_GPDIV_ENA */
+
+/*
+ * R512 (0x200) - Mic Charge Pump 1
+ */
+#define ARIZONA_CPMIC_DISCH                      0x0004  /* CPMIC_DISCH */
+#define ARIZONA_CPMIC_DISCH_MASK                 0x0004  /* CPMIC_DISCH */
+#define ARIZONA_CPMIC_DISCH_SHIFT                     2  /* CPMIC_DISCH */
+#define ARIZONA_CPMIC_DISCH_WIDTH                     1  /* CPMIC_DISCH */
+#define ARIZONA_CPMIC_BYPASS                     0x0002  /* CPMIC_BYPASS */
+#define ARIZONA_CPMIC_BYPASS_MASK                0x0002  /* CPMIC_BYPASS */
+#define ARIZONA_CPMIC_BYPASS_SHIFT                    1  /* CPMIC_BYPASS */
+#define ARIZONA_CPMIC_BYPASS_WIDTH                    1  /* CPMIC_BYPASS */
+#define ARIZONA_CPMIC_ENA                        0x0001  /* CPMIC_ENA */
+#define ARIZONA_CPMIC_ENA_MASK                   0x0001  /* CPMIC_ENA */
+#define ARIZONA_CPMIC_ENA_SHIFT                       0  /* CPMIC_ENA */
+#define ARIZONA_CPMIC_ENA_WIDTH                       1  /* CPMIC_ENA */
+
+/*
+ * R528 (0x210) - LDO1 Control 1
+ */
+#define ARIZONA_LDO1_VSEL_MASK                   0x07E0  /* LDO1_VSEL - [10:5] */
+#define ARIZONA_LDO1_VSEL_SHIFT                       5  /* LDO1_VSEL - [10:5] */
+#define ARIZONA_LDO1_VSEL_WIDTH                       6  /* LDO1_VSEL - [10:5] */
+#define ARIZONA_LDO1_FAST                        0x0010  /* LDO1_FAST */
+#define ARIZONA_LDO1_FAST_MASK                   0x0010  /* LDO1_FAST */
+#define ARIZONA_LDO1_FAST_SHIFT                       4  /* LDO1_FAST */
+#define ARIZONA_LDO1_FAST_WIDTH                       1  /* LDO1_FAST */
+#define ARIZONA_LDO1_DISCH                       0x0004  /* LDO1_DISCH */
+#define ARIZONA_LDO1_DISCH_MASK                  0x0004  /* LDO1_DISCH */
+#define ARIZONA_LDO1_DISCH_SHIFT                      2  /* LDO1_DISCH */
+#define ARIZONA_LDO1_DISCH_WIDTH                      1  /* LDO1_DISCH */
+#define ARIZONA_LDO1_BYPASS                      0x0002  /* LDO1_BYPASS */
+#define ARIZONA_LDO1_BYPASS_MASK                 0x0002  /* LDO1_BYPASS */
+#define ARIZONA_LDO1_BYPASS_SHIFT                     1  /* LDO1_BYPASS */
+#define ARIZONA_LDO1_BYPASS_WIDTH                     1  /* LDO1_BYPASS */
+#define ARIZONA_LDO1_ENA                         0x0001  /* LDO1_ENA */
+#define ARIZONA_LDO1_ENA_MASK                    0x0001  /* LDO1_ENA */
+#define ARIZONA_LDO1_ENA_SHIFT                        0  /* LDO1_ENA */
+#define ARIZONA_LDO1_ENA_WIDTH                        1  /* LDO1_ENA */
+
+/*
+ * R531 (0x213) - LDO2 Control 1
+ */
+#define ARIZONA_LDO2_VSEL_MASK                   0x07E0  /* LDO2_VSEL - [10:5] */
+#define ARIZONA_LDO2_VSEL_SHIFT                       5  /* LDO2_VSEL - [10:5] */
+#define ARIZONA_LDO2_VSEL_WIDTH                       6  /* LDO2_VSEL - [10:5] */
+#define ARIZONA_LDO2_FAST                        0x0010  /* LDO2_FAST */
+#define ARIZONA_LDO2_FAST_MASK                   0x0010  /* LDO2_FAST */
+#define ARIZONA_LDO2_FAST_SHIFT                       4  /* LDO2_FAST */
+#define ARIZONA_LDO2_FAST_WIDTH                       1  /* LDO2_FAST */
+#define ARIZONA_LDO2_DISCH                       0x0004  /* LDO2_DISCH */
+#define ARIZONA_LDO2_DISCH_MASK                  0x0004  /* LDO2_DISCH */
+#define ARIZONA_LDO2_DISCH_SHIFT                      2  /* LDO2_DISCH */
+#define ARIZONA_LDO2_DISCH_WIDTH                      1  /* LDO2_DISCH */
+#define ARIZONA_LDO2_BYPASS                      0x0002  /* LDO2_BYPASS */
+#define ARIZONA_LDO2_BYPASS_MASK                 0x0002  /* LDO2_BYPASS */
+#define ARIZONA_LDO2_BYPASS_SHIFT                     1  /* LDO2_BYPASS */
+#define ARIZONA_LDO2_BYPASS_WIDTH                     1  /* LDO2_BYPASS */
+#define ARIZONA_LDO2_ENA                         0x0001  /* LDO2_ENA */
+#define ARIZONA_LDO2_ENA_MASK                    0x0001  /* LDO2_ENA */
+#define ARIZONA_LDO2_ENA_SHIFT                        0  /* LDO2_ENA */
+#define ARIZONA_LDO2_ENA_WIDTH                        1  /* LDO2_ENA */
+
+/*
+ * R536 (0x218) - Mic Bias Ctrl 1
+ */
+#define ARIZONA_MICB1_EXT_CAP                    0x8000  /* MICB1_EXT_CAP */
+#define ARIZONA_MICB1_EXT_CAP_MASK               0x8000  /* MICB1_EXT_CAP */
+#define ARIZONA_MICB1_EXT_CAP_SHIFT                  15  /* MICB1_EXT_CAP */
+#define ARIZONA_MICB1_EXT_CAP_WIDTH                   1  /* MICB1_EXT_CAP */
+#define ARIZONA_MICB1_LVL_MASK                   0x01E0  /* MICB1_LVL - [8:5] */
+#define ARIZONA_MICB1_LVL_SHIFT                       5  /* MICB1_LVL - [8:5] */
+#define ARIZONA_MICB1_LVL_WIDTH                       4  /* MICB1_LVL - [8:5] */
+#define ARIZONA_MICB1_FAST                       0x0010  /* MICB1_FAST */
+#define ARIZONA_MICB1_FAST_MASK                  0x0010  /* MICB1_FAST */
+#define ARIZONA_MICB1_FAST_SHIFT                      4  /* MICB1_FAST */
+#define ARIZONA_MICB1_FAST_WIDTH                      1  /* MICB1_FAST */
+#define ARIZONA_MICB1_RATE                       0x0008  /* MICB1_RATE */
+#define ARIZONA_MICB1_RATE_MASK                  0x0008  /* MICB1_RATE */
+#define ARIZONA_MICB1_RATE_SHIFT                      3  /* MICB1_RATE */
+#define ARIZONA_MICB1_RATE_WIDTH                      1  /* MICB1_RATE */
+#define ARIZONA_MICB1_DISCH                      0x0004  /* MICB1_DISCH */
+#define ARIZONA_MICB1_DISCH_MASK                 0x0004  /* MICB1_DISCH */
+#define ARIZONA_MICB1_DISCH_SHIFT                     2  /* MICB1_DISCH */
+#define ARIZONA_MICB1_DISCH_WIDTH                     1  /* MICB1_DISCH */
+#define ARIZONA_MICB1_BYPASS                     0x0002  /* MICB1_BYPASS */
+#define ARIZONA_MICB1_BYPASS_MASK                0x0002  /* MICB1_BYPASS */
+#define ARIZONA_MICB1_BYPASS_SHIFT                    1  /* MICB1_BYPASS */
+#define ARIZONA_MICB1_BYPASS_WIDTH                    1  /* MICB1_BYPASS */
+#define ARIZONA_MICB1_ENA                        0x0001  /* MICB1_ENA */
+#define ARIZONA_MICB1_ENA_MASK                   0x0001  /* MICB1_ENA */
+#define ARIZONA_MICB1_ENA_SHIFT                       0  /* MICB1_ENA */
+#define ARIZONA_MICB1_ENA_WIDTH                       1  /* MICB1_ENA */
+
+/*
+ * R537 (0x219) - Mic Bias Ctrl 2
+ */
+#define ARIZONA_MICB2_EXT_CAP                    0x8000  /* MICB2_EXT_CAP */
+#define ARIZONA_MICB2_EXT_CAP_MASK               0x8000  /* MICB2_EXT_CAP */
+#define ARIZONA_MICB2_EXT_CAP_SHIFT                  15  /* MICB2_EXT_CAP */
+#define ARIZONA_MICB2_EXT_CAP_WIDTH                   1  /* MICB2_EXT_CAP */
+#define ARIZONA_MICB2_LVL_MASK                   0x01E0  /* MICB2_LVL - [8:5] */
+#define ARIZONA_MICB2_LVL_SHIFT                       5  /* MICB2_LVL - [8:5] */
+#define ARIZONA_MICB2_LVL_WIDTH                       4  /* MICB2_LVL - [8:5] */
+#define ARIZONA_MICB2_FAST                       0x0010  /* MICB2_FAST */
+#define ARIZONA_MICB2_FAST_MASK                  0x0010  /* MICB2_FAST */
+#define ARIZONA_MICB2_FAST_SHIFT                      4  /* MICB2_FAST */
+#define ARIZONA_MICB2_FAST_WIDTH                      1  /* MICB2_FAST */
+#define ARIZONA_MICB2_RATE                       0x0008  /* MICB2_RATE */
+#define ARIZONA_MICB2_RATE_MASK                  0x0008  /* MICB2_RATE */
+#define ARIZONA_MICB2_RATE_SHIFT                      3  /* MICB2_RATE */
+#define ARIZONA_MICB2_RATE_WIDTH                      1  /* MICB2_RATE */
+#define ARIZONA_MICB2_DISCH                      0x0004  /* MICB2_DISCH */
+#define ARIZONA_MICB2_DISCH_MASK                 0x0004  /* MICB2_DISCH */
+#define ARIZONA_MICB2_DISCH_SHIFT                     2  /* MICB2_DISCH */
+#define ARIZONA_MICB2_DISCH_WIDTH                     1  /* MICB2_DISCH */
+#define ARIZONA_MICB2_BYPASS                     0x0002  /* MICB2_BYPASS */
+#define ARIZONA_MICB2_BYPASS_MASK                0x0002  /* MICB2_BYPASS */
+#define ARIZONA_MICB2_BYPASS_SHIFT                    1  /* MICB2_BYPASS */
+#define ARIZONA_MICB2_BYPASS_WIDTH                    1  /* MICB2_BYPASS */
+#define ARIZONA_MICB2_ENA                        0x0001  /* MICB2_ENA */
+#define ARIZONA_MICB2_ENA_MASK                   0x0001  /* MICB2_ENA */
+#define ARIZONA_MICB2_ENA_SHIFT                       0  /* MICB2_ENA */
+#define ARIZONA_MICB2_ENA_WIDTH                       1  /* MICB2_ENA */
+
+/*
+ * R538 (0x21A) - Mic Bias Ctrl 3
+ */
+#define ARIZONA_MICB3_EXT_CAP                    0x8000  /* MICB3_EXT_CAP */
+#define ARIZONA_MICB3_EXT_CAP_MASK               0x8000  /* MICB3_EXT_CAP */
+#define ARIZONA_MICB3_EXT_CAP_SHIFT                  15  /* MICB3_EXT_CAP */
+#define ARIZONA_MICB3_EXT_CAP_WIDTH                   1  /* MICB3_EXT_CAP */
+#define ARIZONA_MICB3_LVL_MASK                   0x01E0  /* MICB3_LVL - [8:5] */
+#define ARIZONA_MICB3_LVL_SHIFT                       5  /* MICB3_LVL - [8:5] */
+#define ARIZONA_MICB3_LVL_WIDTH                       4  /* MICB3_LVL - [8:5] */
+#define ARIZONA_MICB3_FAST                       0x0010  /* MICB3_FAST */
+#define ARIZONA_MICB3_FAST_MASK                  0x0010  /* MICB3_FAST */
+#define ARIZONA_MICB3_FAST_SHIFT                      4  /* MICB3_FAST */
+#define ARIZONA_MICB3_FAST_WIDTH                      1  /* MICB3_FAST */
+#define ARIZONA_MICB3_RATE                       0x0008  /* MICB3_RATE */
+#define ARIZONA_MICB3_RATE_MASK                  0x0008  /* MICB3_RATE */
+#define ARIZONA_MICB3_RATE_SHIFT                      3  /* MICB3_RATE */
+#define ARIZONA_MICB3_RATE_WIDTH                      1  /* MICB3_RATE */
+#define ARIZONA_MICB3_DISCH                      0x0004  /* MICB3_DISCH */
+#define ARIZONA_MICB3_DISCH_MASK                 0x0004  /* MICB3_DISCH */
+#define ARIZONA_MICB3_DISCH_SHIFT                     2  /* MICB3_DISCH */
+#define ARIZONA_MICB3_DISCH_WIDTH                     1  /* MICB3_DISCH */
+#define ARIZONA_MICB3_BYPASS                     0x0002  /* MICB3_BYPASS */
+#define ARIZONA_MICB3_BYPASS_MASK                0x0002  /* MICB3_BYPASS */
+#define ARIZONA_MICB3_BYPASS_SHIFT                    1  /* MICB3_BYPASS */
+#define ARIZONA_MICB3_BYPASS_WIDTH                    1  /* MICB3_BYPASS */
+#define ARIZONA_MICB3_ENA                        0x0001  /* MICB3_ENA */
+#define ARIZONA_MICB3_ENA_MASK                   0x0001  /* MICB3_ENA */
+#define ARIZONA_MICB3_ENA_SHIFT                       0  /* MICB3_ENA */
+#define ARIZONA_MICB3_ENA_WIDTH                       1  /* MICB3_ENA */
+
+/*
+ * R659 (0x293) - Accessory Detect Mode 1
+ */
+#define ARIZONA_ACCDET_SRC                       0x2000  /* ACCDET_SRC */
+#define ARIZONA_ACCDET_SRC_MASK                  0x2000  /* ACCDET_SRC */
+#define ARIZONA_ACCDET_SRC_SHIFT                     13  /* ACCDET_SRC */
+#define ARIZONA_ACCDET_SRC_WIDTH                      1  /* ACCDET_SRC */
+#define ARIZONA_ACCDET_MODE_MASK                 0x0003  /* ACCDET_MODE - [1:0] */
+#define ARIZONA_ACCDET_MODE_SHIFT                     0  /* ACCDET_MODE - [1:0] */
+#define ARIZONA_ACCDET_MODE_WIDTH                     2  /* ACCDET_MODE - [1:0] */
+
+/*
+ * R667 (0x29B) - Headphone Detect 1
+ */
+#define ARIZONA_HP_STEP_SIZE                     0x0100  /* HP_STEP_SIZE */
+#define ARIZONA_HP_STEP_SIZE_MASK                0x0100  /* HP_STEP_SIZE */
+#define ARIZONA_HP_STEP_SIZE_SHIFT                    8  /* HP_STEP_SIZE */
+#define ARIZONA_HP_STEP_SIZE_WIDTH                    1  /* HP_STEP_SIZE */
+#define ARIZONA_HP_HOLDTIME_MASK                 0x00E0  /* HP_HOLDTIME - [7:5] */
+#define ARIZONA_HP_HOLDTIME_SHIFT                     5  /* HP_HOLDTIME - [7:5] */
+#define ARIZONA_HP_HOLDTIME_WIDTH                     3  /* HP_HOLDTIME - [7:5] */
+#define ARIZONA_HP_CLK_DIV_MASK                  0x0018  /* HP_CLK_DIV - [4:3] */
+#define ARIZONA_HP_CLK_DIV_SHIFT                      3  /* HP_CLK_DIV - [4:3] */
+#define ARIZONA_HP_CLK_DIV_WIDTH                      2  /* HP_CLK_DIV - [4:3] */
+#define ARIZONA_HP_IDAC_STEER                    0x0004  /* HP_IDAC_STEER */
+#define ARIZONA_HP_IDAC_STEER_MASK               0x0004  /* HP_IDAC_STEER */
+#define ARIZONA_HP_IDAC_STEER_SHIFT                   2  /* HP_IDAC_STEER */
+#define ARIZONA_HP_IDAC_STEER_WIDTH                   1  /* HP_IDAC_STEER */
+#define ARIZONA_HP_RATE                          0x0002  /* HP_RATE */
+#define ARIZONA_HP_RATE_MASK                     0x0002  /* HP_RATE */
+#define ARIZONA_HP_RATE_SHIFT                         1  /* HP_RATE */
+#define ARIZONA_HP_RATE_WIDTH                         1  /* HP_RATE */
+#define ARIZONA_HP_POLL                          0x0001  /* HP_POLL */
+#define ARIZONA_HP_POLL_MASK                     0x0001  /* HP_POLL */
+#define ARIZONA_HP_POLL_SHIFT                         0  /* HP_POLL */
+#define ARIZONA_HP_POLL_WIDTH                         1  /* HP_POLL */
+
+/*
+ * R668 (0x29C) - Headphone Detect 2
+ */
+#define ARIZONA_HP_DONE                          0x0080  /* HP_DONE */
+#define ARIZONA_HP_DONE_MASK                     0x0080  /* HP_DONE */
+#define ARIZONA_HP_DONE_SHIFT                         7  /* HP_DONE */
+#define ARIZONA_HP_DONE_WIDTH                         1  /* HP_DONE */
+#define ARIZONA_HP_LVL_MASK                      0x007F  /* HP_LVL - [6:0] */
+#define ARIZONA_HP_LVL_SHIFT                          0  /* HP_LVL - [6:0] */
+#define ARIZONA_HP_LVL_WIDTH                          7  /* HP_LVL - [6:0] */
+
+/*
+ * R675 (0x2A3) - Mic Detect 1
+ */
+#define ARIZONA_MICD_BIAS_STARTTIME_MASK         0xF000  /* MICD_BIAS_STARTTIME - [15:12] */
+#define ARIZONA_MICD_BIAS_STARTTIME_SHIFT            12  /* MICD_BIAS_STARTTIME - [15:12] */
+#define ARIZONA_MICD_BIAS_STARTTIME_WIDTH             4  /* MICD_BIAS_STARTTIME - [15:12] */
+#define ARIZONA_MICD_RATE_MASK                   0x0F00  /* MICD_RATE - [11:8] */
+#define ARIZONA_MICD_RATE_SHIFT                       8  /* MICD_RATE - [11:8] */
+#define ARIZONA_MICD_RATE_WIDTH                       4  /* MICD_RATE - [11:8] */
+#define ARIZONA_MICD_BIAS_SRC_MASK               0x0030  /* MICD_BIAS_SRC - [5:4] */
+#define ARIZONA_MICD_BIAS_SRC_SHIFT                   4  /* MICD_BIAS_SRC - [5:4] */
+#define ARIZONA_MICD_BIAS_SRC_WIDTH                   2  /* MICD_BIAS_SRC - [5:4] */
+#define ARIZONA_MICD_DBTIME                      0x0002  /* MICD_DBTIME */
+#define ARIZONA_MICD_DBTIME_MASK                 0x0002  /* MICD_DBTIME */
+#define ARIZONA_MICD_DBTIME_SHIFT                     1  /* MICD_DBTIME */
+#define ARIZONA_MICD_DBTIME_WIDTH                     1  /* MICD_DBTIME */
+#define ARIZONA_MICD_ENA                         0x0001  /* MICD_ENA */
+#define ARIZONA_MICD_ENA_MASK                    0x0001  /* MICD_ENA */
+#define ARIZONA_MICD_ENA_SHIFT                        0  /* MICD_ENA */
+#define ARIZONA_MICD_ENA_WIDTH                        1  /* MICD_ENA */
+
+/*
+ * R676 (0x2A4) - Mic Detect 2
+ */
+#define ARIZONA_MICD_LVL_SEL_MASK                0x00FF  /* MICD_LVL_SEL - [7:0] */
+#define ARIZONA_MICD_LVL_SEL_SHIFT                    0  /* MICD_LVL_SEL - [7:0] */
+#define ARIZONA_MICD_LVL_SEL_WIDTH                    8  /* MICD_LVL_SEL - [7:0] */
+
+/*
+ * R677 (0x2A5) - Mic Detect 3
+ */
+#define ARIZONA_MICD_LVL_MASK                    0x07FC  /* MICD_LVL - [10:2] */
+#define ARIZONA_MICD_LVL_SHIFT                        2  /* MICD_LVL - [10:2] */
+#define ARIZONA_MICD_LVL_WIDTH                        9  /* MICD_LVL - [10:2] */
+#define ARIZONA_MICD_VALID                       0x0002  /* MICD_VALID */
+#define ARIZONA_MICD_VALID_MASK                  0x0002  /* MICD_VALID */
+#define ARIZONA_MICD_VALID_SHIFT                      1  /* MICD_VALID */
+#define ARIZONA_MICD_VALID_WIDTH                      1  /* MICD_VALID */
+#define ARIZONA_MICD_STS                         0x0001  /* MICD_STS */
+#define ARIZONA_MICD_STS_MASK                    0x0001  /* MICD_STS */
+#define ARIZONA_MICD_STS_SHIFT                        0  /* MICD_STS */
+#define ARIZONA_MICD_STS_WIDTH                        1  /* MICD_STS */
+
+/*
+ * R707 (0x2C3) - Mic noise mix control 1
+ */
+#define ARIZONA_MICMUTE_RATE_MASK                0x7800  /* MICMUTE_RATE - [14:11] */
+#define ARIZONA_MICMUTE_RATE_SHIFT                   11  /* MICMUTE_RATE - [14:11] */
+#define ARIZONA_MICMUTE_RATE_WIDTH                    4  /* MICMUTE_RATE - [14:11] */
+#define ARIZONA_MICMUTE_MIX_ENA                  0x0040  /* MICMUTE_MIX_ENA */
+#define ARIZONA_MICMUTE_MIX_ENA_MASK             0x0040  /* MICMUTE_MIX_ENA */
+#define ARIZONA_MICMUTE_MIX_ENA_SHIFT                 6  /* MICMUTE_MIX_ENA */
+#define ARIZONA_MICMUTE_MIX_ENA_WIDTH                 1  /* MICMUTE_MIX_ENA */
+
+/*
+ * R715 (0x2CB) - Isolation control
+ */
+#define ARIZONA_ISOLATE_DCVDD1                   0x0001  /* ISOLATE_DCVDD1 */
+#define ARIZONA_ISOLATE_DCVDD1_MASK              0x0001  /* ISOLATE_DCVDD1 */
+#define ARIZONA_ISOLATE_DCVDD1_SHIFT                  0  /* ISOLATE_DCVDD1 */
+#define ARIZONA_ISOLATE_DCVDD1_WIDTH                  1  /* ISOLATE_DCVDD1 */
+
+/*
+ * R723 (0x2D3) - Jack detect analogue
+ */
+#define ARIZONA_JD2_ENA                          0x0002  /* JD2_ENA */
+#define ARIZONA_JD2_ENA_MASK                     0x0002  /* JD2_ENA */
+#define ARIZONA_JD2_ENA_SHIFT                         1  /* JD2_ENA */
+#define ARIZONA_JD2_ENA_WIDTH                         1  /* JD2_ENA */
+#define ARIZONA_JD1_ENA                          0x0001  /* JD1_ENA */
+#define ARIZONA_JD1_ENA_MASK                     0x0001  /* JD1_ENA */
+#define ARIZONA_JD1_ENA_SHIFT                         0  /* JD1_ENA */
+#define ARIZONA_JD1_ENA_WIDTH                         1  /* JD1_ENA */
+
+/*
+ * R768 (0x300) - Input Enables
+ */
+#define ARIZONA_IN4L_ENA                         0x0080  /* IN4L_ENA */
+#define ARIZONA_IN4L_ENA_MASK                    0x0080  /* IN4L_ENA */
+#define ARIZONA_IN4L_ENA_SHIFT                        7  /* IN4L_ENA */
+#define ARIZONA_IN4L_ENA_WIDTH                        1  /* IN4L_ENA */
+#define ARIZONA_IN4R_ENA                         0x0040  /* IN4R_ENA */
+#define ARIZONA_IN4R_ENA_MASK                    0x0040  /* IN4R_ENA */
+#define ARIZONA_IN4R_ENA_SHIFT                        6  /* IN4R_ENA */
+#define ARIZONA_IN4R_ENA_WIDTH                        1  /* IN4R_ENA */
+#define ARIZONA_IN3L_ENA                         0x0020  /* IN3L_ENA */
+#define ARIZONA_IN3L_ENA_MASK                    0x0020  /* IN3L_ENA */
+#define ARIZONA_IN3L_ENA_SHIFT                        5  /* IN3L_ENA */
+#define ARIZONA_IN3L_ENA_WIDTH                        1  /* IN3L_ENA */
+#define ARIZONA_IN3R_ENA                         0x0010  /* IN3R_ENA */
+#define ARIZONA_IN3R_ENA_MASK                    0x0010  /* IN3R_ENA */
+#define ARIZONA_IN3R_ENA_SHIFT                        4  /* IN3R_ENA */
+#define ARIZONA_IN3R_ENA_WIDTH                        1  /* IN3R_ENA */
+#define ARIZONA_IN2L_ENA                         0x0008  /* IN2L_ENA */
+#define ARIZONA_IN2L_ENA_MASK                    0x0008  /* IN2L_ENA */
+#define ARIZONA_IN2L_ENA_SHIFT                        3  /* IN2L_ENA */
+#define ARIZONA_IN2L_ENA_WIDTH                        1  /* IN2L_ENA */
+#define ARIZONA_IN2R_ENA                         0x0004  /* IN2R_ENA */
+#define ARIZONA_IN2R_ENA_MASK                    0x0004  /* IN2R_ENA */
+#define ARIZONA_IN2R_ENA_SHIFT                        2  /* IN2R_ENA */
+#define ARIZONA_IN2R_ENA_WIDTH                        1  /* IN2R_ENA */
+#define ARIZONA_IN1L_ENA                         0x0002  /* IN1L_ENA */
+#define ARIZONA_IN1L_ENA_MASK                    0x0002  /* IN1L_ENA */
+#define ARIZONA_IN1L_ENA_SHIFT                        1  /* IN1L_ENA */
+#define ARIZONA_IN1L_ENA_WIDTH                        1  /* IN1L_ENA */
+#define ARIZONA_IN1R_ENA                         0x0001  /* IN1R_ENA */
+#define ARIZONA_IN1R_ENA_MASK                    0x0001  /* IN1R_ENA */
+#define ARIZONA_IN1R_ENA_SHIFT                        0  /* IN1R_ENA */
+#define ARIZONA_IN1R_ENA_WIDTH                        1  /* IN1R_ENA */
+
+/*
+ * R776 (0x308) - Input Rate
+ */
+#define ARIZONA_IN_RATE_MASK                     0x7800  /* IN_RATE - [14:11] */
+#define ARIZONA_IN_RATE_SHIFT                        11  /* IN_RATE - [14:11] */
+#define ARIZONA_IN_RATE_WIDTH                         4  /* IN_RATE - [14:11] */
+
+/*
+ * R777 (0x309) - Input Volume Ramp
+ */
+#define ARIZONA_IN_VD_RAMP_MASK                  0x0070  /* IN_VD_RAMP - [6:4] */
+#define ARIZONA_IN_VD_RAMP_SHIFT                      4  /* IN_VD_RAMP - [6:4] */
+#define ARIZONA_IN_VD_RAMP_WIDTH                      3  /* IN_VD_RAMP - [6:4] */
+#define ARIZONA_IN_VI_RAMP_MASK                  0x0007  /* IN_VI_RAMP - [2:0] */
+#define ARIZONA_IN_VI_RAMP_SHIFT                      0  /* IN_VI_RAMP - [2:0] */
+#define ARIZONA_IN_VI_RAMP_WIDTH                      3  /* IN_VI_RAMP - [2:0] */
+
+/*
+ * R784 (0x310) - IN1L Control
+ */
+#define ARIZONA_IN1_OSR_MASK                     0x6000  /* IN1_OSR - [14:13] */
+#define ARIZONA_IN1_OSR_SHIFT                        13  /* IN1_OSR - [14:13] */
+#define ARIZONA_IN1_OSR_WIDTH                         2  /* IN1_OSR - [14:13] */
+#define ARIZONA_IN1_DMIC_SUP_MASK                0x1800  /* IN1_DMIC_SUP - [12:11] */
+#define ARIZONA_IN1_DMIC_SUP_SHIFT                   11  /* IN1_DMIC_SUP - [12:11] */
+#define ARIZONA_IN1_DMIC_SUP_WIDTH                    2  /* IN1_DMIC_SUP - [12:11] */
+#define ARIZONA_IN1_MODE_MASK                    0x0600  /* IN1_MODE - [10:9] */
+#define ARIZONA_IN1_MODE_SHIFT                        9  /* IN1_MODE - [10:9] */
+#define ARIZONA_IN1_MODE_WIDTH                        2  /* IN1_MODE - [10:9] */
+#define ARIZONA_IN1L_PGA_VOL_MASK                0x00FE  /* IN1L_PGA_VOL - [7:1] */
+#define ARIZONA_IN1L_PGA_VOL_SHIFT                    1  /* IN1L_PGA_VOL - [7:1] */
+#define ARIZONA_IN1L_PGA_VOL_WIDTH                    7  /* IN1L_PGA_VOL - [7:1] */
+
+/*
+ * R785 (0x311) - ADC Digital Volume 1L
+ */
+#define ARIZONA_IN_VU                            0x0200  /* IN_VU */
+#define ARIZONA_IN_VU_MASK                       0x0200  /* IN_VU */
+#define ARIZONA_IN_VU_SHIFT                           9  /* IN_VU */
+#define ARIZONA_IN_VU_WIDTH                           1  /* IN_VU */
+#define ARIZONA_IN1L_MUTE                        0x0100  /* IN1L_MUTE */
+#define ARIZONA_IN1L_MUTE_MASK                   0x0100  /* IN1L_MUTE */
+#define ARIZONA_IN1L_MUTE_SHIFT                       8  /* IN1L_MUTE */
+#define ARIZONA_IN1L_MUTE_WIDTH                       1  /* IN1L_MUTE */
+#define ARIZONA_IN1L_DIG_VOL_MASK                0x00FF  /* IN1L_DIG_VOL - [7:0] */
+#define ARIZONA_IN1L_DIG_VOL_SHIFT                    0  /* IN1L_DIG_VOL - [7:0] */
+#define ARIZONA_IN1L_DIG_VOL_WIDTH                    8  /* IN1L_DIG_VOL - [7:0] */
+
+/*
+ * R786 (0x312) - DMIC1L Control
+ */
+#define ARIZONA_IN1_DMICL_DLY_MASK               0x003F  /* IN1_DMICL_DLY - [5:0] */
+#define ARIZONA_IN1_DMICL_DLY_SHIFT                   0  /* IN1_DMICL_DLY - [5:0] */
+#define ARIZONA_IN1_DMICL_DLY_WIDTH                   6  /* IN1_DMICL_DLY - [5:0] */
+
+/*
+ * R788 (0x314) - IN1R Control
+ */
+#define ARIZONA_IN1R_PGA_VOL_MASK                0x00FE  /* IN1R_PGA_VOL - [7:1] */
+#define ARIZONA_IN1R_PGA_VOL_SHIFT                    1  /* IN1R_PGA_VOL - [7:1] */
+#define ARIZONA_IN1R_PGA_VOL_WIDTH                    7  /* IN1R_PGA_VOL - [7:1] */
+
+/*
+ * R789 (0x315) - ADC Digital Volume 1R
+ */
+#define ARIZONA_IN_VU                            0x0200  /* IN_VU */
+#define ARIZONA_IN_VU_MASK                       0x0200  /* IN_VU */
+#define ARIZONA_IN_VU_SHIFT                           9  /* IN_VU */
+#define ARIZONA_IN_VU_WIDTH                           1  /* IN_VU */
+#define ARIZONA_IN1R_MUTE                        0x0100  /* IN1R_MUTE */
+#define ARIZONA_IN1R_MUTE_MASK                   0x0100  /* IN1R_MUTE */
+#define ARIZONA_IN1R_MUTE_SHIFT                       8  /* IN1R_MUTE */
+#define ARIZONA_IN1R_MUTE_WIDTH                       1  /* IN1R_MUTE */
+#define ARIZONA_IN1R_DIG_VOL_MASK                0x00FF  /* IN1R_DIG_VOL - [7:0] */
+#define ARIZONA_IN1R_DIG_VOL_SHIFT                    0  /* IN1R_DIG_VOL - [7:0] */
+#define ARIZONA_IN1R_DIG_VOL_WIDTH                    8  /* IN1R_DIG_VOL - [7:0] */
+
+/*
+ * R790 (0x316) - DMIC1R Control
+ */
+#define ARIZONA_IN1_DMICR_DLY_MASK               0x003F  /* IN1_DMICR_DLY - [5:0] */
+#define ARIZONA_IN1_DMICR_DLY_SHIFT                   0  /* IN1_DMICR_DLY - [5:0] */
+#define ARIZONA_IN1_DMICR_DLY_WIDTH                   6  /* IN1_DMICR_DLY - [5:0] */
+
+/*
+ * R792 (0x318) - IN2L Control
+ */
+#define ARIZONA_IN2_OSR_MASK                     0x6000  /* IN2_OSR - [14:13] */
+#define ARIZONA_IN2_OSR_SHIFT                        13  /* IN2_OSR - [14:13] */
+#define ARIZONA_IN2_OSR_WIDTH                         2  /* IN2_OSR - [14:13] */
+#define ARIZONA_IN2_DMIC_SUP_MASK                0x1800  /* IN2_DMIC_SUP - [12:11] */
+#define ARIZONA_IN2_DMIC_SUP_SHIFT                   11  /* IN2_DMIC_SUP - [12:11] */
+#define ARIZONA_IN2_DMIC_SUP_WIDTH                    2  /* IN2_DMIC_SUP - [12:11] */
+#define ARIZONA_IN2_MODE_MASK                    0x0600  /* IN2_MODE - [10:9] */
+#define ARIZONA_IN2_MODE_SHIFT                        9  /* IN2_MODE - [10:9] */
+#define ARIZONA_IN2_MODE_WIDTH                        2  /* IN2_MODE - [10:9] */
+#define ARIZONA_IN2L_PGA_VOL_MASK                0x00FE  /* IN2L_PGA_VOL - [7:1] */
+#define ARIZONA_IN2L_PGA_VOL_SHIFT                    1  /* IN2L_PGA_VOL - [7:1] */
+#define ARIZONA_IN2L_PGA_VOL_WIDTH                    7  /* IN2L_PGA_VOL - [7:1] */
+
+/*
+ * R793 (0x319) - ADC Digital Volume 2L
+ */
+#define ARIZONA_IN_VU                            0x0200  /* IN_VU */
+#define ARIZONA_IN_VU_MASK                       0x0200  /* IN_VU */
+#define ARIZONA_IN_VU_SHIFT                           9  /* IN_VU */
+#define ARIZONA_IN_VU_WIDTH                           1  /* IN_VU */
+#define ARIZONA_IN2L_MUTE                        0x0100  /* IN2L_MUTE */
+#define ARIZONA_IN2L_MUTE_MASK                   0x0100  /* IN2L_MUTE */
+#define ARIZONA_IN2L_MUTE_SHIFT                       8  /* IN2L_MUTE */
+#define ARIZONA_IN2L_MUTE_WIDTH                       1  /* IN2L_MUTE */
+#define ARIZONA_IN2L_DIG_VOL_MASK                0x00FF  /* IN2L_DIG_VOL - [7:0] */
+#define ARIZONA_IN2L_DIG_VOL_SHIFT                    0  /* IN2L_DIG_VOL - [7:0] */
+#define ARIZONA_IN2L_DIG_VOL_WIDTH                    8  /* IN2L_DIG_VOL - [7:0] */
+
+/*
+ * R794 (0x31A) - DMIC2L Control
+ */
+#define ARIZONA_IN2_DMICL_DLY_MASK               0x003F  /* IN2_DMICL_DLY - [5:0] */
+#define ARIZONA_IN2_DMICL_DLY_SHIFT                   0  /* IN2_DMICL_DLY - [5:0] */
+#define ARIZONA_IN2_DMICL_DLY_WIDTH                   6  /* IN2_DMICL_DLY - [5:0] */
+
+/*
+ * R796 (0x31C) - IN2R Control
+ */
+#define ARIZONA_IN2R_PGA_VOL_MASK                0x00FE  /* IN2R_PGA_VOL - [7:1] */
+#define ARIZONA_IN2R_PGA_VOL_SHIFT                    1  /* IN2R_PGA_VOL - [7:1] */
+#define ARIZONA_IN2R_PGA_VOL_WIDTH                    7  /* IN2R_PGA_VOL - [7:1] */
+
+/*
+ * R797 (0x31D) - ADC Digital Volume 2R
+ */
+#define ARIZONA_IN_VU                            0x0200  /* IN_VU */
+#define ARIZONA_IN_VU_MASK                       0x0200  /* IN_VU */
+#define ARIZONA_IN_VU_SHIFT                           9  /* IN_VU */
+#define ARIZONA_IN_VU_WIDTH                           1  /* IN_VU */
+#define ARIZONA_IN2R_MUTE                        0x0100  /* IN2R_MUTE */
+#define ARIZONA_IN2R_MUTE_MASK                   0x0100  /* IN2R_MUTE */
+#define ARIZONA_IN2R_MUTE_SHIFT                       8  /* IN2R_MUTE */
+#define ARIZONA_IN2R_MUTE_WIDTH                       1  /* IN2R_MUTE */
+#define ARIZONA_IN2R_DIG_VOL_MASK                0x00FF  /* IN2R_DIG_VOL - [7:0] */
+#define ARIZONA_IN2R_DIG_VOL_SHIFT                    0  /* IN2R_DIG_VOL - [7:0] */
+#define ARIZONA_IN2R_DIG_VOL_WIDTH                    8  /* IN2R_DIG_VOL - [7:0] */
+
+/*
+ * R798 (0x31E) - DMIC2R Control
+ */
+#define ARIZONA_IN2_DMICR_DLY_MASK               0x003F  /* IN2_DMICR_DLY - [5:0] */
+#define ARIZONA_IN2_DMICR_DLY_SHIFT                   0  /* IN2_DMICR_DLY - [5:0] */
+#define ARIZONA_IN2_DMICR_DLY_WIDTH                   6  /* IN2_DMICR_DLY - [5:0] */
+
+/*
+ * R800 (0x320) - IN3L Control
+ */
+#define ARIZONA_IN3_OSR_MASK                     0x6000  /* IN3_OSR - [14:13] */
+#define ARIZONA_IN3_OSR_SHIFT                        13  /* IN3_OSR - [14:13] */
+#define ARIZONA_IN3_OSR_WIDTH                         2  /* IN3_OSR - [14:13] */
+#define ARIZONA_IN3_DMIC_SUP_MASK                0x1800  /* IN3_DMIC_SUP - [12:11] */
+#define ARIZONA_IN3_DMIC_SUP_SHIFT                   11  /* IN3_DMIC_SUP - [12:11] */
+#define ARIZONA_IN3_DMIC_SUP_WIDTH                    2  /* IN3_DMIC_SUP - [12:11] */
+#define ARIZONA_IN3_MODE_MASK                    0x0600  /* IN3_MODE - [10:9] */
+#define ARIZONA_IN3_MODE_SHIFT                        9  /* IN3_MODE - [10:9] */
+#define ARIZONA_IN3_MODE_WIDTH                        2  /* IN3_MODE - [10:9] */
+#define ARIZONA_IN3L_PGA_VOL_MASK                0x00FE  /* IN3L_PGA_VOL - [7:1] */
+#define ARIZONA_IN3L_PGA_VOL_SHIFT                    1  /* IN3L_PGA_VOL - [7:1] */
+#define ARIZONA_IN3L_PGA_VOL_WIDTH                    7  /* IN3L_PGA_VOL - [7:1] */
+
+/*
+ * R801 (0x321) - ADC Digital Volume 3L
+ */
+#define ARIZONA_IN_VU                            0x0200  /* IN_VU */
+#define ARIZONA_IN_VU_MASK                       0x0200  /* IN_VU */
+#define ARIZONA_IN_VU_SHIFT                           9  /* IN_VU */
+#define ARIZONA_IN_VU_WIDTH                           1  /* IN_VU */
+#define ARIZONA_IN3L_MUTE                        0x0100  /* IN3L_MUTE */
+#define ARIZONA_IN3L_MUTE_MASK                   0x0100  /* IN3L_MUTE */
+#define ARIZONA_IN3L_MUTE_SHIFT                       8  /* IN3L_MUTE */
+#define ARIZONA_IN3L_MUTE_WIDTH                       1  /* IN3L_MUTE */
+#define ARIZONA_IN3L_DIG_VOL_MASK                0x00FF  /* IN3L_DIG_VOL - [7:0] */
+#define ARIZONA_IN3L_DIG_VOL_SHIFT                    0  /* IN3L_DIG_VOL - [7:0] */
+#define ARIZONA_IN3L_DIG_VOL_WIDTH                    8  /* IN3L_DIG_VOL - [7:0] */
+
+/*
+ * R802 (0x322) - DMIC3L Control
+ */
+#define ARIZONA_IN3_DMICL_DLY_MASK               0x003F  /* IN3_DMICL_DLY - [5:0] */
+#define ARIZONA_IN3_DMICL_DLY_SHIFT                   0  /* IN3_DMICL_DLY - [5:0] */
+#define ARIZONA_IN3_DMICL_DLY_WIDTH                   6  /* IN3_DMICL_DLY - [5:0] */
+
+/*
+ * R804 (0x324) - IN3R Control
+ */
+#define ARIZONA_IN3R_PGA_VOL_MASK                0x00FE  /* IN3R_PGA_VOL - [7:1] */
+#define ARIZONA_IN3R_PGA_VOL_SHIFT                    1  /* IN3R_PGA_VOL - [7:1] */
+#define ARIZONA_IN3R_PGA_VOL_WIDTH                    7  /* IN3R_PGA_VOL - [7:1] */
+
+/*
+ * R805 (0x325) - ADC Digital Volume 3R
+ */
+#define ARIZONA_IN_VU                            0x0200  /* IN_VU */
+#define ARIZONA_IN_VU_MASK                       0x0200  /* IN_VU */
+#define ARIZONA_IN_VU_SHIFT                           9  /* IN_VU */
+#define ARIZONA_IN_VU_WIDTH                           1  /* IN_VU */
+#define ARIZONA_IN3R_MUTE                        0x0100  /* IN3R_MUTE */
+#define ARIZONA_IN3R_MUTE_MASK                   0x0100  /* IN3R_MUTE */
+#define ARIZONA_IN3R_MUTE_SHIFT                       8  /* IN3R_MUTE */
+#define ARIZONA_IN3R_MUTE_WIDTH                       1  /* IN3R_MUTE */
+#define ARIZONA_IN3R_DIG_VOL_MASK                0x00FF  /* IN3R_DIG_VOL - [7:0] */
+#define ARIZONA_IN3R_DIG_VOL_SHIFT                    0  /* IN3R_DIG_VOL - [7:0] */
+#define ARIZONA_IN3R_DIG_VOL_WIDTH                    8  /* IN3R_DIG_VOL - [7:0] */
+
+/*
+ * R806 (0x326) - DMIC3R Control
+ */
+#define ARIZONA_IN3_DMICR_DLY_MASK               0x003F  /* IN3_DMICR_DLY - [5:0] */
+#define ARIZONA_IN3_DMICR_DLY_SHIFT                   0  /* IN3_DMICR_DLY - [5:0] */
+#define ARIZONA_IN3_DMICR_DLY_WIDTH                   6  /* IN3_DMICR_DLY - [5:0] */
+
+/*
+ * R808 (0x328) - IN4 Control
+ */
+#define ARIZONA_IN4_OSR_MASK                     0x6000  /* IN4_OSR - [14:13] */
+#define ARIZONA_IN4_OSR_SHIFT                        13  /* IN4_OSR - [14:13] */
+#define ARIZONA_IN4_OSR_WIDTH                         2  /* IN4_OSR - [14:13] */
+#define ARIZONA_IN4_DMIC_SUP_MASK                0x1800  /* IN4_DMIC_SUP - [12:11] */
+#define ARIZONA_IN4_DMIC_SUP_SHIFT                   11  /* IN4_DMIC_SUP - [12:11] */
+#define ARIZONA_IN4_DMIC_SUP_WIDTH                    2  /* IN4_DMIC_SUP - [12:11] */
+
+/*
+ * R809 (0x329) - ADC Digital Volume 4L
+ */
+#define ARIZONA_IN_VU                            0x0200  /* IN_VU */
+#define ARIZONA_IN_VU_MASK                       0x0200  /* IN_VU */
+#define ARIZONA_IN_VU_SHIFT                           9  /* IN_VU */
+#define ARIZONA_IN_VU_WIDTH                           1  /* IN_VU */
+#define ARIZONA_IN4L_MUTE                        0x0100  /* IN4L_MUTE */
+#define ARIZONA_IN4L_MUTE_MASK                   0x0100  /* IN4L_MUTE */
+#define ARIZONA_IN4L_MUTE_SHIFT                       8  /* IN4L_MUTE */
+#define ARIZONA_IN4L_MUTE_WIDTH                       1  /* IN4L_MUTE */
+#define ARIZONA_IN4L_DIG_VOL_MASK                0x00FF  /* IN4L_DIG_VOL - [7:0] */
+#define ARIZONA_IN4L_DIG_VOL_SHIFT                    0  /* IN4L_DIG_VOL - [7:0] */
+#define ARIZONA_IN4L_DIG_VOL_WIDTH                    8  /* IN4L_DIG_VOL - [7:0] */
+
+/*
+ * R810 (0x32A) - DMIC4L Control
+ */
+#define ARIZONA_IN4L_DMIC_DLY_MASK               0x003F  /* IN4L_DMIC_DLY - [5:0] */
+#define ARIZONA_IN4L_DMIC_DLY_SHIFT                   0  /* IN4L_DMIC_DLY - [5:0] */
+#define ARIZONA_IN4L_DMIC_DLY_WIDTH                   6  /* IN4L_DMIC_DLY - [5:0] */
+
+/*
+ * R813 (0x32D) - ADC Digital Volume 4R
+ */
+#define ARIZONA_IN_VU                            0x0200  /* IN_VU */
+#define ARIZONA_IN_VU_MASK                       0x0200  /* IN_VU */
+#define ARIZONA_IN_VU_SHIFT                           9  /* IN_VU */
+#define ARIZONA_IN_VU_WIDTH                           1  /* IN_VU */
+#define ARIZONA_IN4R_MUTE                        0x0100  /* IN4R_MUTE */
+#define ARIZONA_IN4R_MUTE_MASK                   0x0100  /* IN4R_MUTE */
+#define ARIZONA_IN4R_MUTE_SHIFT                       8  /* IN4R_MUTE */
+#define ARIZONA_IN4R_MUTE_WIDTH                       1  /* IN4R_MUTE */
+#define ARIZONA_IN4R_DIG_VOL_MASK                0x00FF  /* IN4R_DIG_VOL - [7:0] */
+#define ARIZONA_IN4R_DIG_VOL_SHIFT                    0  /* IN4R_DIG_VOL - [7:0] */
+#define ARIZONA_IN4R_DIG_VOL_WIDTH                    8  /* IN4R_DIG_VOL - [7:0] */
+
+/*
+ * R814 (0x32E) - DMIC4R Control
+ */
+#define ARIZONA_IN4R_DMIC_DLY_MASK               0x003F  /* IN4R_DMIC_DLY - [5:0] */
+#define ARIZONA_IN4R_DMIC_DLY_SHIFT                   0  /* IN4R_DMIC_DLY - [5:0] */
+#define ARIZONA_IN4R_DMIC_DLY_WIDTH                   6  /* IN4R_DMIC_DLY - [5:0] */
+
+/*
+ * R1024 (0x400) - Output Enables 1
+ */
+#define ARIZONA_OUT6L_ENA                        0x0800  /* OUT6L_ENA */
+#define ARIZONA_OUT6L_ENA_MASK                   0x0800  /* OUT6L_ENA */
+#define ARIZONA_OUT6L_ENA_SHIFT                      11  /* OUT6L_ENA */
+#define ARIZONA_OUT6L_ENA_WIDTH                       1  /* OUT6L_ENA */
+#define ARIZONA_OUT6R_ENA                        0x0400  /* OUT6R_ENA */
+#define ARIZONA_OUT6R_ENA_MASK                   0x0400  /* OUT6R_ENA */
+#define ARIZONA_OUT6R_ENA_SHIFT                      10  /* OUT6R_ENA */
+#define ARIZONA_OUT6R_ENA_WIDTH                       1  /* OUT6R_ENA */
+#define ARIZONA_OUT5L_ENA                        0x0200  /* OUT5L_ENA */
+#define ARIZONA_OUT5L_ENA_MASK                   0x0200  /* OUT5L_ENA */
+#define ARIZONA_OUT5L_ENA_SHIFT                       9  /* OUT5L_ENA */
+#define ARIZONA_OUT5L_ENA_WIDTH                       1  /* OUT5L_ENA */
+#define ARIZONA_OUT5R_ENA                        0x0100  /* OUT5R_ENA */
+#define ARIZONA_OUT5R_ENA_MASK                   0x0100  /* OUT5R_ENA */
+#define ARIZONA_OUT5R_ENA_SHIFT                       8  /* OUT5R_ENA */
+#define ARIZONA_OUT5R_ENA_WIDTH                       1  /* OUT5R_ENA */
+#define ARIZONA_OUT4L_ENA                        0x0080  /* OUT4L_ENA */
+#define ARIZONA_OUT4L_ENA_MASK                   0x0080  /* OUT4L_ENA */
+#define ARIZONA_OUT4L_ENA_SHIFT                       7  /* OUT4L_ENA */
+#define ARIZONA_OUT4L_ENA_WIDTH                       1  /* OUT4L_ENA */
+#define ARIZONA_OUT4R_ENA                        0x0040  /* OUT4R_ENA */
+#define ARIZONA_OUT4R_ENA_MASK                   0x0040  /* OUT4R_ENA */
+#define ARIZONA_OUT4R_ENA_SHIFT                       6  /* OUT4R_ENA */
+#define ARIZONA_OUT4R_ENA_WIDTH                       1  /* OUT4R_ENA */
+#define ARIZONA_OUT3L_ENA                        0x0020  /* OUT3L_ENA */
+#define ARIZONA_OUT3L_ENA_MASK                   0x0020  /* OUT3L_ENA */
+#define ARIZONA_OUT3L_ENA_SHIFT                       5  /* OUT3L_ENA */
+#define ARIZONA_OUT3L_ENA_WIDTH                       1  /* OUT3L_ENA */
+#define ARIZONA_OUT3R_ENA                        0x0010  /* OUT3R_ENA */
+#define ARIZONA_OUT3R_ENA_MASK                   0x0010  /* OUT3R_ENA */
+#define ARIZONA_OUT3R_ENA_SHIFT                       4  /* OUT3R_ENA */
+#define ARIZONA_OUT3R_ENA_WIDTH                       1  /* OUT3R_ENA */
+#define ARIZONA_OUT2L_ENA                        0x0008  /* OUT2L_ENA */
+#define ARIZONA_OUT2L_ENA_MASK                   0x0008  /* OUT2L_ENA */
+#define ARIZONA_OUT2L_ENA_SHIFT                       3  /* OUT2L_ENA */
+#define ARIZONA_OUT2L_ENA_WIDTH                       1  /* OUT2L_ENA */
+#define ARIZONA_OUT2R_ENA                        0x0004  /* OUT2R_ENA */
+#define ARIZONA_OUT2R_ENA_MASK                   0x0004  /* OUT2R_ENA */
+#define ARIZONA_OUT2R_ENA_SHIFT                       2  /* OUT2R_ENA */
+#define ARIZONA_OUT2R_ENA_WIDTH                       1  /* OUT2R_ENA */
+#define ARIZONA_OUT1L_ENA                        0x0002  /* OUT1L_ENA */
+#define ARIZONA_OUT1L_ENA_MASK                   0x0002  /* OUT1L_ENA */
+#define ARIZONA_OUT1L_ENA_SHIFT                       1  /* OUT1L_ENA */
+#define ARIZONA_OUT1L_ENA_WIDTH                       1  /* OUT1L_ENA */
+#define ARIZONA_OUT1R_ENA                        0x0001  /* OUT1R_ENA */
+#define ARIZONA_OUT1R_ENA_MASK                   0x0001  /* OUT1R_ENA */
+#define ARIZONA_OUT1R_ENA_SHIFT                       0  /* OUT1R_ENA */
+#define ARIZONA_OUT1R_ENA_WIDTH                       1  /* OUT1R_ENA */
+
+/*
+ * R1025 (0x401) - Output Status 1
+ */
+#define ARIZONA_OUT6L_ENA_STS                    0x0800  /* OUT6L_ENA_STS */
+#define ARIZONA_OUT6L_ENA_STS_MASK               0x0800  /* OUT6L_ENA_STS */
+#define ARIZONA_OUT6L_ENA_STS_SHIFT                  11  /* OUT6L_ENA_STS */
+#define ARIZONA_OUT6L_ENA_STS_WIDTH                   1  /* OUT6L_ENA_STS */
+#define ARIZONA_OUT6R_ENA_STS                    0x0400  /* OUT6R_ENA_STS */
+#define ARIZONA_OUT6R_ENA_STS_MASK               0x0400  /* OUT6R_ENA_STS */
+#define ARIZONA_OUT6R_ENA_STS_SHIFT                  10  /* OUT6R_ENA_STS */
+#define ARIZONA_OUT6R_ENA_STS_WIDTH                   1  /* OUT6R_ENA_STS */
+#define ARIZONA_OUT5L_ENA_STS                    0x0200  /* OUT5L_ENA_STS */
+#define ARIZONA_OUT5L_ENA_STS_MASK               0x0200  /* OUT5L_ENA_STS */
+#define ARIZONA_OUT5L_ENA_STS_SHIFT                   9  /* OUT5L_ENA_STS */
+#define ARIZONA_OUT5L_ENA_STS_WIDTH                   1  /* OUT5L_ENA_STS */
+#define ARIZONA_OUT5R_ENA_STS                    0x0100  /* OUT5R_ENA_STS */
+#define ARIZONA_OUT5R_ENA_STS_MASK               0x0100  /* OUT5R_ENA_STS */
+#define ARIZONA_OUT5R_ENA_STS_SHIFT                   8  /* OUT5R_ENA_STS */
+#define ARIZONA_OUT5R_ENA_STS_WIDTH                   1  /* OUT5R_ENA_STS */
+#define ARIZONA_OUT4L_ENA_STS                    0x0080  /* OUT4L_ENA_STS */
+#define ARIZONA_OUT4L_ENA_STS_MASK               0x0080  /* OUT4L_ENA_STS */
+#define ARIZONA_OUT4L_ENA_STS_SHIFT                   7  /* OUT4L_ENA_STS */
+#define ARIZONA_OUT4L_ENA_STS_WIDTH                   1  /* OUT4L_ENA_STS */
+#define ARIZONA_OUT4R_ENA_STS                    0x0040  /* OUT4R_ENA_STS */
+#define ARIZONA_OUT4R_ENA_STS_MASK               0x0040  /* OUT4R_ENA_STS */
+#define ARIZONA_OUT4R_ENA_STS_SHIFT                   6  /* OUT4R_ENA_STS */
+#define ARIZONA_OUT4R_ENA_STS_WIDTH                   1  /* OUT4R_ENA_STS */
+
+/*
+ * R1032 (0x408) - Output Rate 1
+ */
+#define ARIZONA_OUT_RATE_MASK                    0x7800  /* OUT_RATE - [14:11] */
+#define ARIZONA_OUT_RATE_SHIFT                       11  /* OUT_RATE - [14:11] */
+#define ARIZONA_OUT_RATE_WIDTH                        4  /* OUT_RATE - [14:11] */
+
+/*
+ * R1033 (0x409) - Output Volume Ramp
+ */
+#define ARIZONA_OUT_VD_RAMP_MASK                 0x0070  /* OUT_VD_RAMP - [6:4] */
+#define ARIZONA_OUT_VD_RAMP_SHIFT                     4  /* OUT_VD_RAMP - [6:4] */
+#define ARIZONA_OUT_VD_RAMP_WIDTH                     3  /* OUT_VD_RAMP - [6:4] */
+#define ARIZONA_OUT_VI_RAMP_MASK                 0x0007  /* OUT_VI_RAMP - [2:0] */
+#define ARIZONA_OUT_VI_RAMP_SHIFT                     0  /* OUT_VI_RAMP - [2:0] */
+#define ARIZONA_OUT_VI_RAMP_WIDTH                     3  /* OUT_VI_RAMP - [2:0] */
+
+/*
+ * R1040 (0x410) - Output Path Config 1L
+ */
+#define ARIZONA_OUT1_LP_MODE                     0x8000  /* OUT1_LP_MODE */
+#define ARIZONA_OUT1_LP_MODE_MASK                0x8000  /* OUT1_LP_MODE */
+#define ARIZONA_OUT1_LP_MODE_SHIFT                   15  /* OUT1_LP_MODE */
+#define ARIZONA_OUT1_LP_MODE_WIDTH                    1  /* OUT1_LP_MODE */
+#define ARIZONA_OUT1_OSR                         0x2000  /* OUT1_OSR */
+#define ARIZONA_OUT1_OSR_MASK                    0x2000  /* OUT1_OSR */
+#define ARIZONA_OUT1_OSR_SHIFT                       13  /* OUT1_OSR */
+#define ARIZONA_OUT1_OSR_WIDTH                        1  /* OUT1_OSR */
+#define ARIZONA_OUT1_MONO                        0x1000  /* OUT1_MONO */
+#define ARIZONA_OUT1_MONO_MASK                   0x1000  /* OUT1_MONO */
+#define ARIZONA_OUT1_MONO_SHIFT                      12  /* OUT1_MONO */
+#define ARIZONA_OUT1_MONO_WIDTH                       1  /* OUT1_MONO */
+#define ARIZONA_OUT1L_ANC_SRC_MASK               0x0C00  /* OUT1L_ANC_SRC - [11:10] */
+#define ARIZONA_OUT1L_ANC_SRC_SHIFT                  10  /* OUT1L_ANC_SRC - [11:10] */
+#define ARIZONA_OUT1L_ANC_SRC_WIDTH                   2  /* OUT1L_ANC_SRC - [11:10] */
+#define ARIZONA_OUT1L_PGA_VOL_MASK               0x00FE  /* OUT1L_PGA_VOL - [7:1] */
+#define ARIZONA_OUT1L_PGA_VOL_SHIFT                   1  /* OUT1L_PGA_VOL - [7:1] */
+#define ARIZONA_OUT1L_PGA_VOL_WIDTH                   7  /* OUT1L_PGA_VOL - [7:1] */
+
+/*
+ * R1041 (0x411) - DAC Digital Volume 1L
+ */
+#define ARIZONA_OUT_VU                           0x0200  /* OUT_VU */
+#define ARIZONA_OUT_VU_MASK                      0x0200  /* OUT_VU */
+#define ARIZONA_OUT_VU_SHIFT                          9  /* OUT_VU */
+#define ARIZONA_OUT_VU_WIDTH                          1  /* OUT_VU */
+#define ARIZONA_OUT1L_MUTE                       0x0100  /* OUT1L_MUTE */
+#define ARIZONA_OUT1L_MUTE_MASK                  0x0100  /* OUT1L_MUTE */
+#define ARIZONA_OUT1L_MUTE_SHIFT                      8  /* OUT1L_MUTE */
+#define ARIZONA_OUT1L_MUTE_WIDTH                      1  /* OUT1L_MUTE */
+#define ARIZONA_OUT1L_VOL_MASK                   0x00FF  /* OUT1L_VOL - [7:0] */
+#define ARIZONA_OUT1L_VOL_SHIFT                       0  /* OUT1L_VOL - [7:0] */
+#define ARIZONA_OUT1L_VOL_WIDTH                       8  /* OUT1L_VOL - [7:0] */
+
+/*
+ * R1042 (0x412) - DAC Volume Limit 1L
+ */
+#define ARIZONA_OUT1L_VOL_LIM_MASK               0x00FF  /* OUT1L_VOL_LIM - [7:0] */
+#define ARIZONA_OUT1L_VOL_LIM_SHIFT                   0  /* OUT1L_VOL_LIM - [7:0] */
+#define ARIZONA_OUT1L_VOL_LIM_WIDTH                   8  /* OUT1L_VOL_LIM - [7:0] */
+
+/*
+ * R1043 (0x413) - Noise Gate Select 1L
+ */
+#define ARIZONA_OUT1L_NGATE_SRC_MASK             0x0FFF  /* OUT1L_NGATE_SRC - [11:0] */
+#define ARIZONA_OUT1L_NGATE_SRC_SHIFT                 0  /* OUT1L_NGATE_SRC - [11:0] */
+#define ARIZONA_OUT1L_NGATE_SRC_WIDTH                12  /* OUT1L_NGATE_SRC - [11:0] */
+
+/*
+ * R1044 (0x414) - Output Path Config 1R
+ */
+#define ARIZONA_OUT1R_ANC_SRC_MASK               0x0C00  /* OUT1R_ANC_SRC - [11:10] */
+#define ARIZONA_OUT1R_ANC_SRC_SHIFT                  10  /* OUT1R_ANC_SRC - [11:10] */
+#define ARIZONA_OUT1R_ANC_SRC_WIDTH                   2  /* OUT1R_ANC_SRC - [11:10] */
+#define ARIZONA_OUT1R_PGA_VOL_MASK               0x00FE  /* OUT1R_PGA_VOL - [7:1] */
+#define ARIZONA_OUT1R_PGA_VOL_SHIFT                   1  /* OUT1R_PGA_VOL - [7:1] */
+#define ARIZONA_OUT1R_PGA_VOL_WIDTH                   7  /* OUT1R_PGA_VOL - [7:1] */
+
+/*
+ * R1045 (0x415) - DAC Digital Volume 1R
+ */
+#define ARIZONA_OUT_VU                           0x0200  /* OUT_VU */
+#define ARIZONA_OUT_VU_MASK                      0x0200  /* OUT_VU */
+#define ARIZONA_OUT_VU_SHIFT                          9  /* OUT_VU */
+#define ARIZONA_OUT_VU_WIDTH                          1  /* OUT_VU */
+#define ARIZONA_OUT1R_MUTE                       0x0100  /* OUT1R_MUTE */
+#define ARIZONA_OUT1R_MUTE_MASK                  0x0100  /* OUT1R_MUTE */
+#define ARIZONA_OUT1R_MUTE_SHIFT                      8  /* OUT1R_MUTE */
+#define ARIZONA_OUT1R_MUTE_WIDTH                      1  /* OUT1R_MUTE */
+#define ARIZONA_OUT1R_VOL_MASK                   0x00FF  /* OUT1R_VOL - [7:0] */
+#define ARIZONA_OUT1R_VOL_SHIFT                       0  /* OUT1R_VOL - [7:0] */
+#define ARIZONA_OUT1R_VOL_WIDTH                       8  /* OUT1R_VOL - [7:0] */
+
+/*
+ * R1046 (0x416) - DAC Volume Limit 1R
+ */
+#define ARIZONA_OUT1R_VOL_LIM_MASK               0x00FF  /* OUT1R_VOL_LIM - [7:0] */
+#define ARIZONA_OUT1R_VOL_LIM_SHIFT                   0  /* OUT1R_VOL_LIM - [7:0] */
+#define ARIZONA_OUT1R_VOL_LIM_WIDTH                   8  /* OUT1R_VOL_LIM - [7:0] */
+
+/*
+ * R1047 (0x417) - Noise Gate Select 1R
+ */
+#define ARIZONA_OUT1R_NGATE_SRC_MASK             0x0FFF  /* OUT1R_NGATE_SRC - [11:0] */
+#define ARIZONA_OUT1R_NGATE_SRC_SHIFT                 0  /* OUT1R_NGATE_SRC - [11:0] */
+#define ARIZONA_OUT1R_NGATE_SRC_WIDTH                12  /* OUT1R_NGATE_SRC - [11:0] */
+
+/*
+ * R1048 (0x418) - Output Path Config 2L
+ */
+#define ARIZONA_OUT2_LP_MODE                     0x8000  /* OUT2_LP_MODE */
+#define ARIZONA_OUT2_LP_MODE_MASK                0x8000  /* OUT2_LP_MODE */
+#define ARIZONA_OUT2_LP_MODE_SHIFT                   15  /* OUT2_LP_MODE */
+#define ARIZONA_OUT2_LP_MODE_WIDTH                    1  /* OUT2_LP_MODE */
+#define ARIZONA_OUT2_OSR                         0x2000  /* OUT2_OSR */
+#define ARIZONA_OUT2_OSR_MASK                    0x2000  /* OUT2_OSR */
+#define ARIZONA_OUT2_OSR_SHIFT                       13  /* OUT2_OSR */
+#define ARIZONA_OUT2_OSR_WIDTH                        1  /* OUT2_OSR */
+#define ARIZONA_OUT2_MONO                        0x1000  /* OUT2_MONO */
+#define ARIZONA_OUT2_MONO_MASK                   0x1000  /* OUT2_MONO */
+#define ARIZONA_OUT2_MONO_SHIFT                      12  /* OUT2_MONO */
+#define ARIZONA_OUT2_MONO_WIDTH                       1  /* OUT2_MONO */
+#define ARIZONA_OUT2L_ANC_SRC_MASK               0x0C00  /* OUT2L_ANC_SRC - [11:10] */
+#define ARIZONA_OUT2L_ANC_SRC_SHIFT                  10  /* OUT2L_ANC_SRC - [11:10] */
+#define ARIZONA_OUT2L_ANC_SRC_WIDTH                   2  /* OUT2L_ANC_SRC - [11:10] */
+#define ARIZONA_OUT2L_PGA_VOL_MASK               0x00FE  /* OUT2L_PGA_VOL - [7:1] */
+#define ARIZONA_OUT2L_PGA_VOL_SHIFT                   1  /* OUT2L_PGA_VOL - [7:1] */
+#define ARIZONA_OUT2L_PGA_VOL_WIDTH                   7  /* OUT2L_PGA_VOL - [7:1] */
+
+/*
+ * R1049 (0x419) - DAC Digital Volume 2L
+ */
+#define ARIZONA_OUT_VU                           0x0200  /* OUT_VU */
+#define ARIZONA_OUT_VU_MASK                      0x0200  /* OUT_VU */
+#define ARIZONA_OUT_VU_SHIFT                          9  /* OUT_VU */
+#define ARIZONA_OUT_VU_WIDTH                          1  /* OUT_VU */
+#define ARIZONA_OUT2L_MUTE                       0x0100  /* OUT2L_MUTE */
+#define ARIZONA_OUT2L_MUTE_MASK                  0x0100  /* OUT2L_MUTE */
+#define ARIZONA_OUT2L_MUTE_SHIFT                      8  /* OUT2L_MUTE */
+#define ARIZONA_OUT2L_MUTE_WIDTH                      1  /* OUT2L_MUTE */
+#define ARIZONA_OUT2L_VOL_MASK                   0x00FF  /* OUT2L_VOL - [7:0] */
+#define ARIZONA_OUT2L_VOL_SHIFT                       0  /* OUT2L_VOL - [7:0] */
+#define ARIZONA_OUT2L_VOL_WIDTH                       8  /* OUT2L_VOL - [7:0] */
+
+/*
+ * R1050 (0x41A) - DAC Volume Limit 2L
+ */
+#define ARIZONA_OUT2L_VOL_LIM_MASK               0x00FF  /* OUT2L_VOL_LIM - [7:0] */
+#define ARIZONA_OUT2L_VOL_LIM_SHIFT                   0  /* OUT2L_VOL_LIM - [7:0] */
+#define ARIZONA_OUT2L_VOL_LIM_WIDTH                   8  /* OUT2L_VOL_LIM - [7:0] */
+
+/*
+ * R1051 (0x41B) - Noise Gate Select 2L
+ */
+#define ARIZONA_OUT2L_NGATE_SRC_MASK             0x0FFF  /* OUT2L_NGATE_SRC - [11:0] */
+#define ARIZONA_OUT2L_NGATE_SRC_SHIFT                 0  /* OUT2L_NGATE_SRC - [11:0] */
+#define ARIZONA_OUT2L_NGATE_SRC_WIDTH                12  /* OUT2L_NGATE_SRC - [11:0] */
+
+/*
+ * R1052 (0x41C) - Output Path Config 2R
+ */
+#define ARIZONA_OUT2R_ANC_SRC_MASK               0x0C00  /* OUT2R_ANC_SRC - [11:10] */
+#define ARIZONA_OUT2R_ANC_SRC_SHIFT                  10  /* OUT2R_ANC_SRC - [11:10] */
+#define ARIZONA_OUT2R_ANC_SRC_WIDTH                   2  /* OUT2R_ANC_SRC - [11:10] */
+#define ARIZONA_OUT2R_PGA_VOL_MASK               0x00FE  /* OUT2R_PGA_VOL - [7:1] */
+#define ARIZONA_OUT2R_PGA_VOL_SHIFT                   1  /* OUT2R_PGA_VOL - [7:1] */
+#define ARIZONA_OUT2R_PGA_VOL_WIDTH                   7  /* OUT2R_PGA_VOL - [7:1] */
+
+/*
+ * R1053 (0x41D) - DAC Digital Volume 2R
+ */
+#define ARIZONA_OUT_VU                           0x0200  /* OUT_VU */
+#define ARIZONA_OUT_VU_MASK                      0x0200  /* OUT_VU */
+#define ARIZONA_OUT_VU_SHIFT                          9  /* OUT_VU */
+#define ARIZONA_OUT_VU_WIDTH                          1  /* OUT_VU */
+#define ARIZONA_OUT2R_MUTE                       0x0100  /* OUT2R_MUTE */
+#define ARIZONA_OUT2R_MUTE_MASK                  0x0100  /* OUT2R_MUTE */
+#define ARIZONA_OUT2R_MUTE_SHIFT                      8  /* OUT2R_MUTE */
+#define ARIZONA_OUT2R_MUTE_WIDTH                      1  /* OUT2R_MUTE */
+#define ARIZONA_OUT2R_VOL_MASK                   0x00FF  /* OUT2R_VOL - [7:0] */
+#define ARIZONA_OUT2R_VOL_SHIFT                       0  /* OUT2R_VOL - [7:0] */
+#define ARIZONA_OUT2R_VOL_WIDTH                       8  /* OUT2R_VOL - [7:0] */
+
+/*
+ * R1054 (0x41E) - DAC Volume Limit 2R
+ */
+#define ARIZONA_OUT2R_VOL_LIM_MASK               0x00FF  /* OUT2R_VOL_LIM - [7:0] */
+#define ARIZONA_OUT2R_VOL_LIM_SHIFT                   0  /* OUT2R_VOL_LIM - [7:0] */
+#define ARIZONA_OUT2R_VOL_LIM_WIDTH                   8  /* OUT2R_VOL_LIM - [7:0] */
+
+/*
+ * R1055 (0x41F) - Noise Gate Select 2R
+ */
+#define ARIZONA_OUT2R_NGATE_SRC_MASK             0x0FFF  /* OUT2R_NGATE_SRC - [11:0] */
+#define ARIZONA_OUT2R_NGATE_SRC_SHIFT                 0  /* OUT2R_NGATE_SRC - [11:0] */
+#define ARIZONA_OUT2R_NGATE_SRC_WIDTH                12  /* OUT2R_NGATE_SRC - [11:0] */
+
+/*
+ * R1056 (0x420) - Output Path Config 3L
+ */
+#define ARIZONA_OUT3_LP_MODE                     0x8000  /* OUT3_LP_MODE */
+#define ARIZONA_OUT3_LP_MODE_MASK                0x8000  /* OUT3_LP_MODE */
+#define ARIZONA_OUT3_LP_MODE_SHIFT                   15  /* OUT3_LP_MODE */
+#define ARIZONA_OUT3_LP_MODE_WIDTH                    1  /* OUT3_LP_MODE */
+#define ARIZONA_OUT3_OSR                         0x2000  /* OUT3_OSR */
+#define ARIZONA_OUT3_OSR_MASK                    0x2000  /* OUT3_OSR */
+#define ARIZONA_OUT3_OSR_SHIFT                       13  /* OUT3_OSR */
+#define ARIZONA_OUT3_OSR_WIDTH                        1  /* OUT3_OSR */
+#define ARIZONA_OUT3_MONO                        0x1000  /* OUT3_MONO */
+#define ARIZONA_OUT3_MONO_MASK                   0x1000  /* OUT3_MONO */
+#define ARIZONA_OUT3_MONO_SHIFT                      12  /* OUT3_MONO */
+#define ARIZONA_OUT3_MONO_WIDTH                       1  /* OUT3_MONO */
+#define ARIZONA_OUT3L_ANC_SRC_MASK               0x0C00  /* OUT3L_ANC_SRC - [11:10] */
+#define ARIZONA_OUT3L_ANC_SRC_SHIFT                  10  /* OUT3L_ANC_SRC - [11:10] */
+#define ARIZONA_OUT3L_ANC_SRC_WIDTH                   2  /* OUT3L_ANC_SRC - [11:10] */
+#define ARIZONA_OUT3L_PGA_VOL_MASK               0x00FE  /* OUT3L_PGA_VOL - [7:1] */
+#define ARIZONA_OUT3L_PGA_VOL_SHIFT                   1  /* OUT3L_PGA_VOL - [7:1] */
+#define ARIZONA_OUT3L_PGA_VOL_WIDTH                   7  /* OUT3L_PGA_VOL - [7:1] */
+
+/*
+ * R1057 (0x421) - DAC Digital Volume 3L
+ */
+#define ARIZONA_OUT_VU                           0x0200  /* OUT_VU */
+#define ARIZONA_OUT_VU_MASK                      0x0200  /* OUT_VU */
+#define ARIZONA_OUT_VU_SHIFT                          9  /* OUT_VU */
+#define ARIZONA_OUT_VU_WIDTH                          1  /* OUT_VU */
+#define ARIZONA_OUT3L_MUTE                       0x0100  /* OUT3L_MUTE */
+#define ARIZONA_OUT3L_MUTE_MASK                  0x0100  /* OUT3L_MUTE */
+#define ARIZONA_OUT3L_MUTE_SHIFT                      8  /* OUT3L_MUTE */
+#define ARIZONA_OUT3L_MUTE_WIDTH                      1  /* OUT3L_MUTE */
+#define ARIZONA_OUT3L_VOL_MASK                   0x00FF  /* OUT3L_VOL - [7:0] */
+#define ARIZONA_OUT3L_VOL_SHIFT                       0  /* OUT3L_VOL - [7:0] */
+#define ARIZONA_OUT3L_VOL_WIDTH                       8  /* OUT3L_VOL - [7:0] */
+
+/*
+ * R1058 (0x422) - DAC Volume Limit 3L
+ */
+#define ARIZONA_OUT3L_VOL_LIM_MASK               0x00FF  /* OUT3L_VOL_LIM - [7:0] */
+#define ARIZONA_OUT3L_VOL_LIM_SHIFT                   0  /* OUT3L_VOL_LIM - [7:0] */
+#define ARIZONA_OUT3L_VOL_LIM_WIDTH                   8  /* OUT3L_VOL_LIM - [7:0] */
+
+/*
+ * R1059 (0x423) - Noise Gate Select 3L
+ */
+#define ARIZONA_OUT3_NGATE_SRC_MASK              0x0FFF  /* OUT3_NGATE_SRC - [11:0] */
+#define ARIZONA_OUT3_NGATE_SRC_SHIFT                  0  /* OUT3_NGATE_SRC - [11:0] */
+#define ARIZONA_OUT3_NGATE_SRC_WIDTH                 12  /* OUT3_NGATE_SRC - [11:0] */
+
+/*
+ * R1060 (0x424) - Output Path Config 3R
+ */
+#define ARIZONA_OUT3R_PGA_VOL_MASK               0x00FE  /* OUT3R_PGA_VOL - [7:1] */
+#define ARIZONA_OUT3R_PGA_VOL_SHIFT                   1  /* OUT3R_PGA_VOL - [7:1] */
+#define ARIZONA_OUT3R_PGA_VOL_WIDTH                   7  /* OUT3R_PGA_VOL - [7:1] */
+
+/*
+ * R1061 (0x425) - DAC Digital Volume 3R
+ */
+#define ARIZONA_OUT_VU                           0x0200  /* OUT_VU */
+#define ARIZONA_OUT_VU_MASK                      0x0200  /* OUT_VU */
+#define ARIZONA_OUT_VU_SHIFT                          9  /* OUT_VU */
+#define ARIZONA_OUT_VU_WIDTH                          1  /* OUT_VU */
+#define ARIZONA_OUT3R_MUTE                       0x0100  /* OUT3R_MUTE */
+#define ARIZONA_OUT3R_MUTE_MASK                  0x0100  /* OUT3R_MUTE */
+#define ARIZONA_OUT3R_MUTE_SHIFT                      8  /* OUT3R_MUTE */
+#define ARIZONA_OUT3R_MUTE_WIDTH                      1  /* OUT3R_MUTE */
+#define ARIZONA_OUT3R_VOL_MASK                   0x00FF  /* OUT3R_VOL - [7:0] */
+#define ARIZONA_OUT3R_VOL_SHIFT                       0  /* OUT3R_VOL - [7:0] */
+#define ARIZONA_OUT3R_VOL_WIDTH                       8  /* OUT3R_VOL - [7:0] */
+
+/*
+ * R1062 (0x426) - DAC Volume Limit 3R
+ */
+#define ARIZONA_OUT3R_ANC_SRC_MASK               0x0C00  /* OUT3R_ANC_SRC - [11:10] */
+#define ARIZONA_OUT3R_ANC_SRC_SHIFT                  10  /* OUT3R_ANC_SRC - [11:10] */
+#define ARIZONA_OUT3R_ANC_SRC_WIDTH                   2  /* OUT3R_ANC_SRC - [11:10] */
+#define ARIZONA_OUT3R_VOL_LIM_MASK               0x00FF  /* OUT3R_VOL_LIM - [7:0] */
+#define ARIZONA_OUT3R_VOL_LIM_SHIFT                   0  /* OUT3R_VOL_LIM - [7:0] */
+#define ARIZONA_OUT3R_VOL_LIM_WIDTH                   8  /* OUT3R_VOL_LIM - [7:0] */
+
+/*
+ * R1064 (0x428) - Output Path Config 4L
+ */
+#define ARIZONA_OUT4_OSR                         0x2000  /* OUT4_OSR */
+#define ARIZONA_OUT4_OSR_MASK                    0x2000  /* OUT4_OSR */
+#define ARIZONA_OUT4_OSR_SHIFT                       13  /* OUT4_OSR */
+#define ARIZONA_OUT4_OSR_WIDTH                        1  /* OUT4_OSR */
+#define ARIZONA_OUT4L_ANC_SRC_MASK               0x0C00  /* OUT4L_ANC_SRC - [11:10] */
+#define ARIZONA_OUT4L_ANC_SRC_SHIFT                  10  /* OUT4L_ANC_SRC - [11:10] */
+#define ARIZONA_OUT4L_ANC_SRC_WIDTH                   2  /* OUT4L_ANC_SRC - [11:10] */
+
+/*
+ * R1065 (0x429) - DAC Digital Volume 4L
+ */
+#define ARIZONA_OUT_VU                           0x0200  /* OUT_VU */
+#define ARIZONA_OUT_VU_MASK                      0x0200  /* OUT_VU */
+#define ARIZONA_OUT_VU_SHIFT                          9  /* OUT_VU */
+#define ARIZONA_OUT_VU_WIDTH                          1  /* OUT_VU */
+#define ARIZONA_OUT4L_MUTE                       0x0100  /* OUT4L_MUTE */
+#define ARIZONA_OUT4L_MUTE_MASK                  0x0100  /* OUT4L_MUTE */
+#define ARIZONA_OUT4L_MUTE_SHIFT                      8  /* OUT4L_MUTE */
+#define ARIZONA_OUT4L_MUTE_WIDTH                      1  /* OUT4L_MUTE */
+#define ARIZONA_OUT4L_VOL_MASK                   0x00FF  /* OUT4L_VOL - [7:0] */
+#define ARIZONA_OUT4L_VOL_SHIFT                       0  /* OUT4L_VOL - [7:0] */
+#define ARIZONA_OUT4L_VOL_WIDTH                       8  /* OUT4L_VOL - [7:0] */
+
+/*
+ * R1066 (0x42A) - Out Volume 4L
+ */
+#define ARIZONA_OUT4L_VOL_LIM_MASK               0x00FF  /* OUT4L_VOL_LIM - [7:0] */
+#define ARIZONA_OUT4L_VOL_LIM_SHIFT                   0  /* OUT4L_VOL_LIM - [7:0] */
+#define ARIZONA_OUT4L_VOL_LIM_WIDTH                   8  /* OUT4L_VOL_LIM - [7:0] */
+
+/*
+ * R1067 (0x42B) - Noise Gate Select 4L
+ */
+#define ARIZONA_OUT4L_NGATE_SRC_MASK             0x0FFF  /* OUT4L_NGATE_SRC - [11:0] */
+#define ARIZONA_OUT4L_NGATE_SRC_SHIFT                 0  /* OUT4L_NGATE_SRC - [11:0] */
+#define ARIZONA_OUT4L_NGATE_SRC_WIDTH                12  /* OUT4L_NGATE_SRC - [11:0] */
+
+/*
+ * R1068 (0x42C) - Output Path Config 4R
+ */
+#define ARIZONA_OUT4R_ANC_SRC_MASK               0x0C00  /* OUT4R_ANC_SRC - [11:10] */
+#define ARIZONA_OUT4R_ANC_SRC_SHIFT                  10  /* OUT4R_ANC_SRC - [11:10] */
+#define ARIZONA_OUT4R_ANC_SRC_WIDTH                   2  /* OUT4R_ANC_SRC - [11:10] */
+
+/*
+ * R1069 (0x42D) - DAC Digital Volume 4R
+ */
+#define ARIZONA_OUT_VU                           0x0200  /* OUT_VU */
+#define ARIZONA_OUT_VU_MASK                      0x0200  /* OUT_VU */
+#define ARIZONA_OUT_VU_SHIFT                          9  /* OUT_VU */
+#define ARIZONA_OUT_VU_WIDTH                          1  /* OUT_VU */
+#define ARIZONA_OUT4R_MUTE                       0x0100  /* OUT4R_MUTE */
+#define ARIZONA_OUT4R_MUTE_MASK                  0x0100  /* OUT4R_MUTE */
+#define ARIZONA_OUT4R_MUTE_SHIFT                      8  /* OUT4R_MUTE */
+#define ARIZONA_OUT4R_MUTE_WIDTH                      1  /* OUT4R_MUTE */
+#define ARIZONA_OUT4R_VOL_MASK                   0x00FF  /* OUT4R_VOL - [7:0] */
+#define ARIZONA_OUT4R_VOL_SHIFT                       0  /* OUT4R_VOL - [7:0] */
+#define ARIZONA_OUT4R_VOL_WIDTH                       8  /* OUT4R_VOL - [7:0] */
+
+/*
+ * R1070 (0x42E) - Out Volume 4R
+ */
+#define ARIZONA_OUT4R_VOL_LIM_MASK               0x00FF  /* OUT4R_VOL_LIM - [7:0] */
+#define ARIZONA_OUT4R_VOL_LIM_SHIFT                   0  /* OUT4R_VOL_LIM - [7:0] */
+#define ARIZONA_OUT4R_VOL_LIM_WIDTH                   8  /* OUT4R_VOL_LIM - [7:0] */
+
+/*
+ * R1071 (0x42F) - Noise Gate Select 4R
+ */
+#define ARIZONA_OUT4R_NGATE_SRC_MASK             0x0FFF  /* OUT4R_NGATE_SRC - [11:0] */
+#define ARIZONA_OUT4R_NGATE_SRC_SHIFT                 0  /* OUT4R_NGATE_SRC - [11:0] */
+#define ARIZONA_OUT4R_NGATE_SRC_WIDTH                12  /* OUT4R_NGATE_SRC - [11:0] */
+
+/*
+ * R1072 (0x430) - Output Path Config 5L
+ */
+#define ARIZONA_OUT5_OSR                         0x2000  /* OUT5_OSR */
+#define ARIZONA_OUT5_OSR_MASK                    0x2000  /* OUT5_OSR */
+#define ARIZONA_OUT5_OSR_SHIFT                       13  /* OUT5_OSR */
+#define ARIZONA_OUT5_OSR_WIDTH                        1  /* OUT5_OSR */
+#define ARIZONA_OUT5L_ANC_SRC_MASK               0x0C00  /* OUT5L_ANC_SRC - [11:10] */
+#define ARIZONA_OUT5L_ANC_SRC_SHIFT                  10  /* OUT5L_ANC_SRC - [11:10] */
+#define ARIZONA_OUT5L_ANC_SRC_WIDTH                   2  /* OUT5L_ANC_SRC - [11:10] */
+
+/*
+ * R1073 (0x431) - DAC Digital Volume 5L
+ */
+#define ARIZONA_OUT_VU                           0x0200  /* OUT_VU */
+#define ARIZONA_OUT_VU_MASK                      0x0200  /* OUT_VU */
+#define ARIZONA_OUT_VU_SHIFT                          9  /* OUT_VU */
+#define ARIZONA_OUT_VU_WIDTH                          1  /* OUT_VU */
+#define ARIZONA_OUT5L_MUTE                       0x0100  /* OUT5L_MUTE */
+#define ARIZONA_OUT5L_MUTE_MASK                  0x0100  /* OUT5L_MUTE */
+#define ARIZONA_OUT5L_MUTE_SHIFT                      8  /* OUT5L_MUTE */
+#define ARIZONA_OUT5L_MUTE_WIDTH                      1  /* OUT5L_MUTE */
+#define ARIZONA_OUT5L_VOL_MASK                   0x00FF  /* OUT5L_VOL - [7:0] */
+#define ARIZONA_OUT5L_VOL_SHIFT                       0  /* OUT5L_VOL - [7:0] */
+#define ARIZONA_OUT5L_VOL_WIDTH                       8  /* OUT5L_VOL - [7:0] */
+
+/*
+ * R1074 (0x432) - DAC Volume Limit 5L
+ */
+#define ARIZONA_OUT5L_VOL_LIM_MASK               0x00FF  /* OUT5L_VOL_LIM - [7:0] */
+#define ARIZONA_OUT5L_VOL_LIM_SHIFT                   0  /* OUT5L_VOL_LIM - [7:0] */
+#define ARIZONA_OUT5L_VOL_LIM_WIDTH                   8  /* OUT5L_VOL_LIM - [7:0] */
+
+/*
+ * R1075 (0x433) - Noise Gate Select 5L
+ */
+#define ARIZONA_OUT5L_NGATE_SRC_MASK             0x0FFF  /* OUT5L_NGATE_SRC - [11:0] */
+#define ARIZONA_OUT5L_NGATE_SRC_SHIFT                 0  /* OUT5L_NGATE_SRC - [11:0] */
+#define ARIZONA_OUT5L_NGATE_SRC_WIDTH                12  /* OUT5L_NGATE_SRC - [11:0] */
+
+/*
+ * R1076 (0x434) - Output Path Config 5R
+ */
+#define ARIZONA_OUT5R_ANC_SRC_MASK               0x0C00  /* OUT5R_ANC_SRC - [11:10] */
+#define ARIZONA_OUT5R_ANC_SRC_SHIFT                  10  /* OUT5R_ANC_SRC - [11:10] */
+#define ARIZONA_OUT5R_ANC_SRC_WIDTH                   2  /* OUT5R_ANC_SRC - [11:10] */
+
+/*
+ * R1077 (0x435) - DAC Digital Volume 5R
+ */
+#define ARIZONA_OUT_VU                           0x0200  /* OUT_VU */
+#define ARIZONA_OUT_VU_MASK                      0x0200  /* OUT_VU */
+#define ARIZONA_OUT_VU_SHIFT                          9  /* OUT_VU */
+#define ARIZONA_OUT_VU_WIDTH                          1  /* OUT_VU */
+#define ARIZONA_OUT5R_MUTE                       0x0100  /* OUT5R_MUTE */
+#define ARIZONA_OUT5R_MUTE_MASK                  0x0100  /* OUT5R_MUTE */
+#define ARIZONA_OUT5R_MUTE_SHIFT                      8  /* OUT5R_MUTE */
+#define ARIZONA_OUT5R_MUTE_WIDTH                      1  /* OUT5R_MUTE */
+#define ARIZONA_OUT5R_VOL_MASK                   0x00FF  /* OUT5R_VOL - [7:0] */
+#define ARIZONA_OUT5R_VOL_SHIFT                       0  /* OUT5R_VOL - [7:0] */
+#define ARIZONA_OUT5R_VOL_WIDTH                       8  /* OUT5R_VOL - [7:0] */
+
+/*
+ * R1078 (0x436) - DAC Volume Limit 5R
+ */
+#define ARIZONA_OUT5R_VOL_LIM_MASK               0x00FF  /* OUT5R_VOL_LIM - [7:0] */
+#define ARIZONA_OUT5R_VOL_LIM_SHIFT                   0  /* OUT5R_VOL_LIM - [7:0] */
+#define ARIZONA_OUT5R_VOL_LIM_WIDTH                   8  /* OUT5R_VOL_LIM - [7:0] */
+
+/*
+ * R1079 (0x437) - Noise Gate Select 5R
+ */
+#define ARIZONA_OUT5R_NGATE_SRC_MASK             0x0FFF  /* OUT5R_NGATE_SRC - [11:0] */
+#define ARIZONA_OUT5R_NGATE_SRC_SHIFT                 0  /* OUT5R_NGATE_SRC - [11:0] */
+#define ARIZONA_OUT5R_NGATE_SRC_WIDTH                12  /* OUT5R_NGATE_SRC - [11:0] */
+
+/*
+ * R1080 (0x438) - Output Path Config 6L
+ */
+#define ARIZONA_OUT6_OSR                         0x2000  /* OUT6_OSR */
+#define ARIZONA_OUT6_OSR_MASK                    0x2000  /* OUT6_OSR */
+#define ARIZONA_OUT6_OSR_SHIFT                       13  /* OUT6_OSR */
+#define ARIZONA_OUT6_OSR_WIDTH                        1  /* OUT6_OSR */
+#define ARIZONA_OUT6L_ANC_SRC_MASK               0x0C00  /* OUT6L_ANC_SRC - [11:10] */
+#define ARIZONA_OUT6L_ANC_SRC_SHIFT                  10  /* OUT6L_ANC_SRC - [11:10] */
+#define ARIZONA_OUT6L_ANC_SRC_WIDTH                   2  /* OUT6L_ANC_SRC - [11:10] */
+
+/*
+ * R1081 (0x439) - DAC Digital Volume 6L
+ */
+#define ARIZONA_OUT_VU                           0x0200  /* OUT_VU */
+#define ARIZONA_OUT_VU_MASK                      0x0200  /* OUT_VU */
+#define ARIZONA_OUT_VU_SHIFT                          9  /* OUT_VU */
+#define ARIZONA_OUT_VU_WIDTH                          1  /* OUT_VU */
+#define ARIZONA_OUT6L_MUTE                       0x0100  /* OUT6L_MUTE */
+#define ARIZONA_OUT6L_MUTE_MASK                  0x0100  /* OUT6L_MUTE */
+#define ARIZONA_OUT6L_MUTE_SHIFT                      8  /* OUT6L_MUTE */
+#define ARIZONA_OUT6L_MUTE_WIDTH                      1  /* OUT6L_MUTE */
+#define ARIZONA_OUT6L_VOL_MASK                   0x00FF  /* OUT6L_VOL - [7:0] */
+#define ARIZONA_OUT6L_VOL_SHIFT                       0  /* OUT6L_VOL - [7:0] */
+#define ARIZONA_OUT6L_VOL_WIDTH                       8  /* OUT6L_VOL - [7:0] */
+
+/*
+ * R1082 (0x43A) - DAC Volume Limit 6L
+ */
+#define ARIZONA_OUT6L_VOL_LIM_MASK               0x00FF  /* OUT6L_VOL_LIM - [7:0] */
+#define ARIZONA_OUT6L_VOL_LIM_SHIFT                   0  /* OUT6L_VOL_LIM - [7:0] */
+#define ARIZONA_OUT6L_VOL_LIM_WIDTH                   8  /* OUT6L_VOL_LIM - [7:0] */
+
+/*
+ * R1083 (0x43B) - Noise Gate Select 6L
+ */
+#define ARIZONA_OUT6L_NGATE_SRC_MASK             0x0FFF  /* OUT6L_NGATE_SRC - [11:0] */
+#define ARIZONA_OUT6L_NGATE_SRC_SHIFT                 0  /* OUT6L_NGATE_SRC - [11:0] */
+#define ARIZONA_OUT6L_NGATE_SRC_WIDTH                12  /* OUT6L_NGATE_SRC - [11:0] */
+
+/*
+ * R1084 (0x43C) - Output Path Config 6R
+ */
+#define ARIZONA_OUT6R_ANC_SRC_MASK               0x0C00  /* OUT6R_ANC_SRC - [11:10] */
+#define ARIZONA_OUT6R_ANC_SRC_SHIFT                  10  /* OUT6R_ANC_SRC - [11:10] */
+#define ARIZONA_OUT6R_ANC_SRC_WIDTH                   2  /* OUT6R_ANC_SRC - [11:10] */
+
+/*
+ * R1085 (0x43D) - DAC Digital Volume 6R
+ */
+#define ARIZONA_OUT_VU                           0x0200  /* OUT_VU */
+#define ARIZONA_OUT_VU_MASK                      0x0200  /* OUT_VU */
+#define ARIZONA_OUT_VU_SHIFT                          9  /* OUT_VU */
+#define ARIZONA_OUT_VU_WIDTH                          1  /* OUT_VU */
+#define ARIZONA_OUT6R_MUTE                       0x0100  /* OUT6R_MUTE */
+#define ARIZONA_OUT6R_MUTE_MASK                  0x0100  /* OUT6R_MUTE */
+#define ARIZONA_OUT6R_MUTE_SHIFT                      8  /* OUT6R_MUTE */
+#define ARIZONA_OUT6R_MUTE_WIDTH                      1  /* OUT6R_MUTE */
+#define ARIZONA_OUT6R_VOL_MASK                   0x00FF  /* OUT6R_VOL - [7:0] */
+#define ARIZONA_OUT6R_VOL_SHIFT                       0  /* OUT6R_VOL - [7:0] */
+#define ARIZONA_OUT6R_VOL_WIDTH                       8  /* OUT6R_VOL - [7:0] */
+
+/*
+ * R1086 (0x43E) - DAC Volume Limit 6R
+ */
+#define ARIZONA_OUT6R_VOL_LIM_MASK               0x00FF  /* OUT6R_VOL_LIM - [7:0] */
+#define ARIZONA_OUT6R_VOL_LIM_SHIFT                   0  /* OUT6R_VOL_LIM - [7:0] */
+#define ARIZONA_OUT6R_VOL_LIM_WIDTH                   8  /* OUT6R_VOL_LIM - [7:0] */
+
+/*
+ * R1087 (0x43F) - Noise Gate Select 6R
+ */
+#define ARIZONA_OUT6R_NGATE_SRC_MASK             0x0FFF  /* OUT6R_NGATE_SRC - [11:0] */
+#define ARIZONA_OUT6R_NGATE_SRC_SHIFT                 0  /* OUT6R_NGATE_SRC - [11:0] */
+#define ARIZONA_OUT6R_NGATE_SRC_WIDTH                12  /* OUT6R_NGATE_SRC - [11:0] */
+
+/*
+ * R1104 (0x450) - DAC AEC Control 1
+ */
+#define ARIZONA_AEC_LOOPBACK_SRC_MASK            0x003C  /* AEC_LOOPBACK_SRC - [5:2] */
+#define ARIZONA_AEC_LOOPBACK_SRC_SHIFT                2  /* AEC_LOOPBACK_SRC - [5:2] */
+#define ARIZONA_AEC_LOOPBACK_SRC_WIDTH                4  /* AEC_LOOPBACK_SRC - [5:2] */
+#define ARIZONA_AEC_ENA_STS                      0x0002  /* AEC_ENA_STS */
+#define ARIZONA_AEC_ENA_STS_MASK                 0x0002  /* AEC_ENA_STS */
+#define ARIZONA_AEC_ENA_STS_SHIFT                     1  /* AEC_ENA_STS */
+#define ARIZONA_AEC_ENA_STS_WIDTH                     1  /* AEC_ENA_STS */
+#define ARIZONA_AEC_LOOPBACK_ENA                 0x0001  /* AEC_LOOPBACK_ENA */
+#define ARIZONA_AEC_LOOPBACK_ENA_MASK            0x0001  /* AEC_LOOPBACK_ENA */
+#define ARIZONA_AEC_LOOPBACK_ENA_SHIFT                0  /* AEC_LOOPBACK_ENA */
+#define ARIZONA_AEC_LOOPBACK_ENA_WIDTH                1  /* AEC_LOOPBACK_ENA */
+
+/*
+ * R1112 (0x458) - Noise Gate Control
+ */
+#define ARIZONA_NGATE_HOLD_MASK                  0x0030  /* NGATE_HOLD - [5:4] */
+#define ARIZONA_NGATE_HOLD_SHIFT                      4  /* NGATE_HOLD - [5:4] */
+#define ARIZONA_NGATE_HOLD_WIDTH                      2  /* NGATE_HOLD - [5:4] */
+#define ARIZONA_NGATE_THR_MASK                   0x000E  /* NGATE_THR - [3:1] */
+#define ARIZONA_NGATE_THR_SHIFT                       1  /* NGATE_THR - [3:1] */
+#define ARIZONA_NGATE_THR_WIDTH                       3  /* NGATE_THR - [3:1] */
+#define ARIZONA_NGATE_ENA                        0x0001  /* NGATE_ENA */
+#define ARIZONA_NGATE_ENA_MASK                   0x0001  /* NGATE_ENA */
+#define ARIZONA_NGATE_ENA_SHIFT                       0  /* NGATE_ENA */
+#define ARIZONA_NGATE_ENA_WIDTH                       1  /* NGATE_ENA */
+
+/*
+ * R1168 (0x490) - PDM SPK1 CTRL 1
+ */
+#define ARIZONA_SPK1R_MUTE                       0x2000  /* SPK1R_MUTE */
+#define ARIZONA_SPK1R_MUTE_MASK                  0x2000  /* SPK1R_MUTE */
+#define ARIZONA_SPK1R_MUTE_SHIFT                     13  /* SPK1R_MUTE */
+#define ARIZONA_SPK1R_MUTE_WIDTH                      1  /* SPK1R_MUTE */
+#define ARIZONA_SPK1L_MUTE                       0x1000  /* SPK1L_MUTE */
+#define ARIZONA_SPK1L_MUTE_MASK                  0x1000  /* SPK1L_MUTE */
+#define ARIZONA_SPK1L_MUTE_SHIFT                     12  /* SPK1L_MUTE */
+#define ARIZONA_SPK1L_MUTE_WIDTH                      1  /* SPK1L_MUTE */
+#define ARIZONA_SPK1_MUTE_ENDIAN                 0x0100  /* SPK1_MUTE_ENDIAN */
+#define ARIZONA_SPK1_MUTE_ENDIAN_MASK            0x0100  /* SPK1_MUTE_ENDIAN */
+#define ARIZONA_SPK1_MUTE_ENDIAN_SHIFT                8  /* SPK1_MUTE_ENDIAN */
+#define ARIZONA_SPK1_MUTE_ENDIAN_WIDTH                1  /* SPK1_MUTE_ENDIAN */
+#define ARIZONA_SPK1_MUTE_SEQ1_MASK              0x00FF  /* SPK1_MUTE_SEQ1 - [7:0] */
+#define ARIZONA_SPK1_MUTE_SEQ1_SHIFT                  0  /* SPK1_MUTE_SEQ1 - [7:0] */
+#define ARIZONA_SPK1_MUTE_SEQ1_WIDTH                  8  /* SPK1_MUTE_SEQ1 - [7:0] */
+
+/*
+ * R1169 (0x491) - PDM SPK1 CTRL 2
+ */
+#define ARIZONA_SPK1_FMT                         0x0001  /* SPK1_FMT */
+#define ARIZONA_SPK1_FMT_MASK                    0x0001  /* SPK1_FMT */
+#define ARIZONA_SPK1_FMT_SHIFT                        0  /* SPK1_FMT */
+#define ARIZONA_SPK1_FMT_WIDTH                        1  /* SPK1_FMT */
+
+/*
+ * R1170 (0x492) - PDM SPK2 CTRL 1
+ */
+#define ARIZONA_SPK2R_MUTE                       0x2000  /* SPK2R_MUTE */
+#define ARIZONA_SPK2R_MUTE_MASK                  0x2000  /* SPK2R_MUTE */
+#define ARIZONA_SPK2R_MUTE_SHIFT                     13  /* SPK2R_MUTE */
+#define ARIZONA_SPK2R_MUTE_WIDTH                      1  /* SPK2R_MUTE */
+#define ARIZONA_SPK2L_MUTE                       0x1000  /* SPK2L_MUTE */
+#define ARIZONA_SPK2L_MUTE_MASK                  0x1000  /* SPK2L_MUTE */
+#define ARIZONA_SPK2L_MUTE_SHIFT                     12  /* SPK2L_MUTE */
+#define ARIZONA_SPK2L_MUTE_WIDTH                      1  /* SPK2L_MUTE */
+#define ARIZONA_SPK2_MUTE_ENDIAN                 0x0100  /* SPK2_MUTE_ENDIAN */
+#define ARIZONA_SPK2_MUTE_ENDIAN_MASK            0x0100  /* SPK2_MUTE_ENDIAN */
+#define ARIZONA_SPK2_MUTE_ENDIAN_SHIFT                8  /* SPK2_MUTE_ENDIAN */
+#define ARIZONA_SPK2_MUTE_ENDIAN_WIDTH                1  /* SPK2_MUTE_ENDIAN */
+#define ARIZONA_SPK2_MUTE_SEQ_MASK               0x00FF  /* SPK2_MUTE_SEQ - [7:0] */
+#define ARIZONA_SPK2_MUTE_SEQ_SHIFT                   0  /* SPK2_MUTE_SEQ - [7:0] */
+#define ARIZONA_SPK2_MUTE_SEQ_WIDTH                   8  /* SPK2_MUTE_SEQ - [7:0] */
+
+/*
+ * R1171 (0x493) - PDM SPK2 CTRL 2
+ */
+#define ARIZONA_SPK2_FMT                         0x0001  /* SPK2_FMT */
+#define ARIZONA_SPK2_FMT_MASK                    0x0001  /* SPK2_FMT */
+#define ARIZONA_SPK2_FMT_SHIFT                        0  /* SPK2_FMT */
+#define ARIZONA_SPK2_FMT_WIDTH                        1  /* SPK2_FMT */
+
+/*
+ * R1244 (0x4DC) - DAC comp 1
+ */
+#define ARIZONA_OUT_COMP_COEFF_MASK              0xFFFF  /* OUT_COMP_COEFF - [15:0] */
+#define ARIZONA_OUT_COMP_COEFF_SHIFT                  0  /* OUT_COMP_COEFF - [15:0] */
+#define ARIZONA_OUT_COMP_COEFF_WIDTH                 16  /* OUT_COMP_COEFF - [15:0] */
+
+/*
+ * R1245 (0x4DD) - DAC comp 2
+ */
+#define ARIZONA_OUT_COMP_COEFF_1                 0x0002  /* OUT_COMP_COEFF */
+#define ARIZONA_OUT_COMP_COEFF_1_MASK            0x0002  /* OUT_COMP_COEFF */
+#define ARIZONA_OUT_COMP_COEFF_1_SHIFT                1  /* OUT_COMP_COEFF */
+#define ARIZONA_OUT_COMP_COEFF_1_WIDTH                1  /* OUT_COMP_COEFF */
+#define ARIZONA_OUT_COMP_COEFF_SEL               0x0001  /* OUT_COMP_COEFF_SEL */
+#define ARIZONA_OUT_COMP_COEFF_SEL_MASK          0x0001  /* OUT_COMP_COEFF_SEL */
+#define ARIZONA_OUT_COMP_COEFF_SEL_SHIFT              0  /* OUT_COMP_COEFF_SEL */
+#define ARIZONA_OUT_COMP_COEFF_SEL_WIDTH              1  /* OUT_COMP_COEFF_SEL */
+
+/*
+ * R1246 (0x4DE) - DAC comp 3
+ */
+#define ARIZONA_AEC_COMP_COEFF_MASK              0xFFFF  /* AEC_COMP_COEFF - [15:0] */
+#define ARIZONA_AEC_COMP_COEFF_SHIFT                  0  /* AEC_COMP_COEFF - [15:0] */
+#define ARIZONA_AEC_COMP_COEFF_WIDTH                 16  /* AEC_COMP_COEFF - [15:0] */
+
+/*
+ * R1247 (0x4DF) - DAC comp 4
+ */
+#define ARIZONA_AEC_COMP_COEFF_1                 0x0002  /* AEC_COMP_COEFF */
+#define ARIZONA_AEC_COMP_COEFF_1_MASK            0x0002  /* AEC_COMP_COEFF */
+#define ARIZONA_AEC_COMP_COEFF_1_SHIFT                1  /* AEC_COMP_COEFF */
+#define ARIZONA_AEC_COMP_COEFF_1_WIDTH                1  /* AEC_COMP_COEFF */
+#define ARIZONA_AEC_COMP_COEFF_SEL               0x0001  /* AEC_COMP_COEFF_SEL */
+#define ARIZONA_AEC_COMP_COEFF_SEL_MASK          0x0001  /* AEC_COMP_COEFF_SEL */
+#define ARIZONA_AEC_COMP_COEFF_SEL_SHIFT              0  /* AEC_COMP_COEFF_SEL */
+#define ARIZONA_AEC_COMP_COEFF_SEL_WIDTH              1  /* AEC_COMP_COEFF_SEL */
+
+/*
+ * R1280 (0x500) - AIF1 BCLK Ctrl
+ */
+#define ARIZONA_AIF1_BCLK_INV                    0x0080  /* AIF1_BCLK_INV */
+#define ARIZONA_AIF1_BCLK_INV_MASK               0x0080  /* AIF1_BCLK_INV */
+#define ARIZONA_AIF1_BCLK_INV_SHIFT                   7  /* AIF1_BCLK_INV */
+#define ARIZONA_AIF1_BCLK_INV_WIDTH                   1  /* AIF1_BCLK_INV */
+#define ARIZONA_AIF1_BCLK_FRC                    0x0040  /* AIF1_BCLK_FRC */
+#define ARIZONA_AIF1_BCLK_FRC_MASK               0x0040  /* AIF1_BCLK_FRC */
+#define ARIZONA_AIF1_BCLK_FRC_SHIFT                   6  /* AIF1_BCLK_FRC */
+#define ARIZONA_AIF1_BCLK_FRC_WIDTH                   1  /* AIF1_BCLK_FRC */
+#define ARIZONA_AIF1_BCLK_MSTR                   0x0020  /* AIF1_BCLK_MSTR */
+#define ARIZONA_AIF1_BCLK_MSTR_MASK              0x0020  /* AIF1_BCLK_MSTR */
+#define ARIZONA_AIF1_BCLK_MSTR_SHIFT                  5  /* AIF1_BCLK_MSTR */
+#define ARIZONA_AIF1_BCLK_MSTR_WIDTH                  1  /* AIF1_BCLK_MSTR */
+#define ARIZONA_AIF1_BCLK_FREQ_MASK              0x001F  /* AIF1_BCLK_FREQ - [4:0] */
+#define ARIZONA_AIF1_BCLK_FREQ_SHIFT                  0  /* AIF1_BCLK_FREQ - [4:0] */
+#define ARIZONA_AIF1_BCLK_FREQ_WIDTH                  5  /* AIF1_BCLK_FREQ - [4:0] */
+
+/*
+ * R1281 (0x501) - AIF1 Tx Pin Ctrl
+ */
+#define ARIZONA_AIF1TX_DAT_TRI                   0x0020  /* AIF1TX_DAT_TRI */
+#define ARIZONA_AIF1TX_DAT_TRI_MASK              0x0020  /* AIF1TX_DAT_TRI */
+#define ARIZONA_AIF1TX_DAT_TRI_SHIFT                  5  /* AIF1TX_DAT_TRI */
+#define ARIZONA_AIF1TX_DAT_TRI_WIDTH                  1  /* AIF1TX_DAT_TRI */
+#define ARIZONA_AIF1TX_LRCLK_SRC                 0x0008  /* AIF1TX_LRCLK_SRC */
+#define ARIZONA_AIF1TX_LRCLK_SRC_MASK            0x0008  /* AIF1TX_LRCLK_SRC */
+#define ARIZONA_AIF1TX_LRCLK_SRC_SHIFT                3  /* AIF1TX_LRCLK_SRC */
+#define ARIZONA_AIF1TX_LRCLK_SRC_WIDTH                1  /* AIF1TX_LRCLK_SRC */
+#define ARIZONA_AIF1TX_LRCLK_INV                 0x0004  /* AIF1TX_LRCLK_INV */
+#define ARIZONA_AIF1TX_LRCLK_INV_MASK            0x0004  /* AIF1TX_LRCLK_INV */
+#define ARIZONA_AIF1TX_LRCLK_INV_SHIFT                2  /* AIF1TX_LRCLK_INV */
+#define ARIZONA_AIF1TX_LRCLK_INV_WIDTH                1  /* AIF1TX_LRCLK_INV */
+#define ARIZONA_AIF1TX_LRCLK_FRC                 0x0002  /* AIF1TX_LRCLK_FRC */
+#define ARIZONA_AIF1TX_LRCLK_FRC_MASK            0x0002  /* AIF1TX_LRCLK_FRC */
+#define ARIZONA_AIF1TX_LRCLK_FRC_SHIFT                1  /* AIF1TX_LRCLK_FRC */
+#define ARIZONA_AIF1TX_LRCLK_FRC_WIDTH                1  /* AIF1TX_LRCLK_FRC */
+#define ARIZONA_AIF1TX_LRCLK_MSTR                0x0001  /* AIF1TX_LRCLK_MSTR */
+#define ARIZONA_AIF1TX_LRCLK_MSTR_MASK           0x0001  /* AIF1TX_LRCLK_MSTR */
+#define ARIZONA_AIF1TX_LRCLK_MSTR_SHIFT               0  /* AIF1TX_LRCLK_MSTR */
+#define ARIZONA_AIF1TX_LRCLK_MSTR_WIDTH               1  /* AIF1TX_LRCLK_MSTR */
+
+/*
+ * R1282 (0x502) - AIF1 Rx Pin Ctrl
+ */
+#define ARIZONA_AIF1RX_LRCLK_INV                 0x0004  /* AIF1RX_LRCLK_INV */
+#define ARIZONA_AIF1RX_LRCLK_INV_MASK            0x0004  /* AIF1RX_LRCLK_INV */
+#define ARIZONA_AIF1RX_LRCLK_INV_SHIFT                2  /* AIF1RX_LRCLK_INV */
+#define ARIZONA_AIF1RX_LRCLK_INV_WIDTH                1  /* AIF1RX_LRCLK_INV */
+#define ARIZONA_AIF1RX_LRCLK_FRC                 0x0002  /* AIF1RX_LRCLK_FRC */
+#define ARIZONA_AIF1RX_LRCLK_FRC_MASK            0x0002  /* AIF1RX_LRCLK_FRC */
+#define ARIZONA_AIF1RX_LRCLK_FRC_SHIFT                1  /* AIF1RX_LRCLK_FRC */
+#define ARIZONA_AIF1RX_LRCLK_FRC_WIDTH                1  /* AIF1RX_LRCLK_FRC */
+#define ARIZONA_AIF1RX_LRCLK_MSTR                0x0001  /* AIF1RX_LRCLK_MSTR */
+#define ARIZONA_AIF1RX_LRCLK_MSTR_MASK           0x0001  /* AIF1RX_LRCLK_MSTR */
+#define ARIZONA_AIF1RX_LRCLK_MSTR_SHIFT               0  /* AIF1RX_LRCLK_MSTR */
+#define ARIZONA_AIF1RX_LRCLK_MSTR_WIDTH               1  /* AIF1RX_LRCLK_MSTR */
+
+/*
+ * R1283 (0x503) - AIF1 Rate Ctrl
+ */
+#define ARIZONA_AIF1_RATE_MASK                   0x7800  /* AIF1_RATE - [14:11] */
+#define ARIZONA_AIF1_RATE_SHIFT                      11  /* AIF1_RATE - [14:11] */
+#define ARIZONA_AIF1_RATE_WIDTH                       4  /* AIF1_RATE - [14:11] */
+#define ARIZONA_AIF1_TRI                         0x0040  /* AIF1_TRI */
+#define ARIZONA_AIF1_TRI_MASK                    0x0040  /* AIF1_TRI */
+#define ARIZONA_AIF1_TRI_SHIFT                        6  /* AIF1_TRI */
+#define ARIZONA_AIF1_TRI_WIDTH                        1  /* AIF1_TRI */
+
+/*
+ * R1284 (0x504) - AIF1 Format
+ */
+#define ARIZONA_AIF1_FMT_MASK                    0x0007  /* AIF1_FMT - [2:0] */
+#define ARIZONA_AIF1_FMT_SHIFT                        0  /* AIF1_FMT - [2:0] */
+#define ARIZONA_AIF1_FMT_WIDTH                        3  /* AIF1_FMT - [2:0] */
+
+/*
+ * R1285 (0x505) - AIF1 Tx BCLK Rate
+ */
+#define ARIZONA_AIF1TX_BCPF_MASK                 0x1FFF  /* AIF1TX_BCPF - [12:0] */
+#define ARIZONA_AIF1TX_BCPF_SHIFT                     0  /* AIF1TX_BCPF - [12:0] */
+#define ARIZONA_AIF1TX_BCPF_WIDTH                    13  /* AIF1TX_BCPF - [12:0] */
+
+/*
+ * R1286 (0x506) - AIF1 Rx BCLK Rate
+ */
+#define ARIZONA_AIF1RX_BCPF_MASK                 0x1FFF  /* AIF1RX_BCPF - [12:0] */
+#define ARIZONA_AIF1RX_BCPF_SHIFT                     0  /* AIF1RX_BCPF - [12:0] */
+#define ARIZONA_AIF1RX_BCPF_WIDTH                    13  /* AIF1RX_BCPF - [12:0] */
+
+/*
+ * R1287 (0x507) - AIF1 Frame Ctrl 1
+ */
+#define ARIZONA_AIF1TX_WL_MASK                   0x3F00  /* AIF1TX_WL - [13:8] */
+#define ARIZONA_AIF1TX_WL_SHIFT                       8  /* AIF1TX_WL - [13:8] */
+#define ARIZONA_AIF1TX_WL_WIDTH                       6  /* AIF1TX_WL - [13:8] */
+#define ARIZONA_AIF1TX_SLOT_LEN_MASK             0x00FF  /* AIF1TX_SLOT_LEN - [7:0] */
+#define ARIZONA_AIF1TX_SLOT_LEN_SHIFT                 0  /* AIF1TX_SLOT_LEN - [7:0] */
+#define ARIZONA_AIF1TX_SLOT_LEN_WIDTH                 8  /* AIF1TX_SLOT_LEN - [7:0] */
+
+/*
+ * R1288 (0x508) - AIF1 Frame Ctrl 2
+ */
+#define ARIZONA_AIF1RX_WL_MASK                   0x3F00  /* AIF1RX_WL - [13:8] */
+#define ARIZONA_AIF1RX_WL_SHIFT                       8  /* AIF1RX_WL - [13:8] */
+#define ARIZONA_AIF1RX_WL_WIDTH                       6  /* AIF1RX_WL - [13:8] */
+#define ARIZONA_AIF1RX_SLOT_LEN_MASK             0x00FF  /* AIF1RX_SLOT_LEN - [7:0] */
+#define ARIZONA_AIF1RX_SLOT_LEN_SHIFT                 0  /* AIF1RX_SLOT_LEN - [7:0] */
+#define ARIZONA_AIF1RX_SLOT_LEN_WIDTH                 8  /* AIF1RX_SLOT_LEN - [7:0] */
+
+/*
+ * R1289 (0x509) - AIF1 Frame Ctrl 3
+ */
+#define ARIZONA_AIF1TX1_SLOT_MASK                0x003F  /* AIF1TX1_SLOT - [5:0] */
+#define ARIZONA_AIF1TX1_SLOT_SHIFT                    0  /* AIF1TX1_SLOT - [5:0] */
+#define ARIZONA_AIF1TX1_SLOT_WIDTH                    6  /* AIF1TX1_SLOT - [5:0] */
+
+/*
+ * R1290 (0x50A) - AIF1 Frame Ctrl 4
+ */
+#define ARIZONA_AIF1TX2_SLOT_MASK                0x003F  /* AIF1TX2_SLOT - [5:0] */
+#define ARIZONA_AIF1TX2_SLOT_SHIFT                    0  /* AIF1TX2_SLOT - [5:0] */
+#define ARIZONA_AIF1TX2_SLOT_WIDTH                    6  /* AIF1TX2_SLOT - [5:0] */
+
+/*
+ * R1291 (0x50B) - AIF1 Frame Ctrl 5
+ */
+#define ARIZONA_AIF1TX3_SLOT_MASK                0x003F  /* AIF1TX3_SLOT - [5:0] */
+#define ARIZONA_AIF1TX3_SLOT_SHIFT                    0  /* AIF1TX3_SLOT - [5:0] */
+#define ARIZONA_AIF1TX3_SLOT_WIDTH                    6  /* AIF1TX3_SLOT - [5:0] */
+
+/*
+ * R1292 (0x50C) - AIF1 Frame Ctrl 6
+ */
+#define ARIZONA_AIF1TX4_SLOT_MASK                0x003F  /* AIF1TX4_SLOT - [5:0] */
+#define ARIZONA_AIF1TX4_SLOT_SHIFT                    0  /* AIF1TX4_SLOT - [5:0] */
+#define ARIZONA_AIF1TX4_SLOT_WIDTH                    6  /* AIF1TX4_SLOT - [5:0] */
+
+/*
+ * R1293 (0x50D) - AIF1 Frame Ctrl 7
+ */
+#define ARIZONA_AIF1TX5_SLOT_MASK                0x003F  /* AIF1TX5_SLOT - [5:0] */
+#define ARIZONA_AIF1TX5_SLOT_SHIFT                    0  /* AIF1TX5_SLOT - [5:0] */
+#define ARIZONA_AIF1TX5_SLOT_WIDTH                    6  /* AIF1TX5_SLOT - [5:0] */
+
+/*
+ * R1294 (0x50E) - AIF1 Frame Ctrl 8
+ */
+#define ARIZONA_AIF1TX6_SLOT_MASK                0x003F  /* AIF1TX6_SLOT - [5:0] */
+#define ARIZONA_AIF1TX6_SLOT_SHIFT                    0  /* AIF1TX6_SLOT - [5:0] */
+#define ARIZONA_AIF1TX6_SLOT_WIDTH                    6  /* AIF1TX6_SLOT - [5:0] */
+
+/*
+ * R1295 (0x50F) - AIF1 Frame Ctrl 9
+ */
+#define ARIZONA_AIF1TX7_SLOT_MASK                0x003F  /* AIF1TX7_SLOT - [5:0] */
+#define ARIZONA_AIF1TX7_SLOT_SHIFT                    0  /* AIF1TX7_SLOT - [5:0] */
+#define ARIZONA_AIF1TX7_SLOT_WIDTH                    6  /* AIF1TX7_SLOT - [5:0] */
+
+/*
+ * R1296 (0x510) - AIF1 Frame Ctrl 10
+ */
+#define ARIZONA_AIF1TX8_SLOT_MASK                0x003F  /* AIF1TX8_SLOT - [5:0] */
+#define ARIZONA_AIF1TX8_SLOT_SHIFT                    0  /* AIF1TX8_SLOT - [5:0] */
+#define ARIZONA_AIF1TX8_SLOT_WIDTH                    6  /* AIF1TX8_SLOT - [5:0] */
+
+/*
+ * R1297 (0x511) - AIF1 Frame Ctrl 11
+ */
+#define ARIZONA_AIF1RX1_SLOT_MASK                0x003F  /* AIF1RX1_SLOT - [5:0] */
+#define ARIZONA_AIF1RX1_SLOT_SHIFT                    0  /* AIF1RX1_SLOT - [5:0] */
+#define ARIZONA_AIF1RX1_SLOT_WIDTH                    6  /* AIF1RX1_SLOT - [5:0] */
+
+/*
+ * R1298 (0x512) - AIF1 Frame Ctrl 12
+ */
+#define ARIZONA_AIF1RX2_SLOT_MASK                0x003F  /* AIF1RX2_SLOT - [5:0] */
+#define ARIZONA_AIF1RX2_SLOT_SHIFT                    0  /* AIF1RX2_SLOT - [5:0] */
+#define ARIZONA_AIF1RX2_SLOT_WIDTH                    6  /* AIF1RX2_SLOT - [5:0] */
+
+/*
+ * R1299 (0x513) - AIF1 Frame Ctrl 13
+ */
+#define ARIZONA_AIF1RX3_SLOT_MASK                0x003F  /* AIF1RX3_SLOT - [5:0] */
+#define ARIZONA_AIF1RX3_SLOT_SHIFT                    0  /* AIF1RX3_SLOT - [5:0] */
+#define ARIZONA_AIF1RX3_SLOT_WIDTH                    6  /* AIF1RX3_SLOT - [5:0] */
+
+/*
+ * R1300 (0x514) - AIF1 Frame Ctrl 14
+ */
+#define ARIZONA_AIF1RX4_SLOT_MASK                0x003F  /* AIF1RX4_SLOT - [5:0] */
+#define ARIZONA_AIF1RX4_SLOT_SHIFT                    0  /* AIF1RX4_SLOT - [5:0] */
+#define ARIZONA_AIF1RX4_SLOT_WIDTH                    6  /* AIF1RX4_SLOT - [5:0] */
+
+/*
+ * R1301 (0x515) - AIF1 Frame Ctrl 15
+ */
+#define ARIZONA_AIF1RX5_SLOT_MASK                0x003F  /* AIF1RX5_SLOT - [5:0] */
+#define ARIZONA_AIF1RX5_SLOT_SHIFT                    0  /* AIF1RX5_SLOT - [5:0] */
+#define ARIZONA_AIF1RX5_SLOT_WIDTH                    6  /* AIF1RX5_SLOT - [5:0] */
+
+/*
+ * R1302 (0x516) - AIF1 Frame Ctrl 16
+ */
+#define ARIZONA_AIF1RX6_SLOT_MASK                0x003F  /* AIF1RX6_SLOT - [5:0] */
+#define ARIZONA_AIF1RX6_SLOT_SHIFT                    0  /* AIF1RX6_SLOT - [5:0] */
+#define ARIZONA_AIF1RX6_SLOT_WIDTH                    6  /* AIF1RX6_SLOT - [5:0] */
+
+/*
+ * R1303 (0x517) - AIF1 Frame Ctrl 17
+ */
+#define ARIZONA_AIF1RX7_SLOT_MASK                0x003F  /* AIF1RX7_SLOT - [5:0] */
+#define ARIZONA_AIF1RX7_SLOT_SHIFT                    0  /* AIF1RX7_SLOT - [5:0] */
+#define ARIZONA_AIF1RX7_SLOT_WIDTH                    6  /* AIF1RX7_SLOT - [5:0] */
+
+/*
+ * R1304 (0x518) - AIF1 Frame Ctrl 18
+ */
+#define ARIZONA_AIF1RX8_SLOT_MASK                0x003F  /* AIF1RX8_SLOT - [5:0] */
+#define ARIZONA_AIF1RX8_SLOT_SHIFT                    0  /* AIF1RX8_SLOT - [5:0] */
+#define ARIZONA_AIF1RX8_SLOT_WIDTH                    6  /* AIF1RX8_SLOT - [5:0] */
+
+/*
+ * R1305 (0x519) - AIF1 Tx Enables
+ */
+#define ARIZONA_AIF1TX8_ENA                      0x0080  /* AIF1TX8_ENA */
+#define ARIZONA_AIF1TX8_ENA_MASK                 0x0080  /* AIF1TX8_ENA */
+#define ARIZONA_AIF1TX8_ENA_SHIFT                     7  /* AIF1TX8_ENA */
+#define ARIZONA_AIF1TX8_ENA_WIDTH                     1  /* AIF1TX8_ENA */
+#define ARIZONA_AIF1TX7_ENA                      0x0040  /* AIF1TX7_ENA */
+#define ARIZONA_AIF1TX7_ENA_MASK                 0x0040  /* AIF1TX7_ENA */
+#define ARIZONA_AIF1TX7_ENA_SHIFT                     6  /* AIF1TX7_ENA */
+#define ARIZONA_AIF1TX7_ENA_WIDTH                     1  /* AIF1TX7_ENA */
+#define ARIZONA_AIF1TX6_ENA                      0x0020  /* AIF1TX6_ENA */
+#define ARIZONA_AIF1TX6_ENA_MASK                 0x0020  /* AIF1TX6_ENA */
+#define ARIZONA_AIF1TX6_ENA_SHIFT                     5  /* AIF1TX6_ENA */
+#define ARIZONA_AIF1TX6_ENA_WIDTH                     1  /* AIF1TX6_ENA */
+#define ARIZONA_AIF1TX5_ENA                      0x0010  /* AIF1TX5_ENA */
+#define ARIZONA_AIF1TX5_ENA_MASK                 0x0010  /* AIF1TX5_ENA */
+#define ARIZONA_AIF1TX5_ENA_SHIFT                     4  /* AIF1TX5_ENA */
+#define ARIZONA_AIF1TX5_ENA_WIDTH                     1  /* AIF1TX5_ENA */
+#define ARIZONA_AIF1TX4_ENA                      0x0008  /* AIF1TX4_ENA */
+#define ARIZONA_AIF1TX4_ENA_MASK                 0x0008  /* AIF1TX4_ENA */
+#define ARIZONA_AIF1TX4_ENA_SHIFT                     3  /* AIF1TX4_ENA */
+#define ARIZONA_AIF1TX4_ENA_WIDTH                     1  /* AIF1TX4_ENA */
+#define ARIZONA_AIF1TX3_ENA                      0x0004  /* AIF1TX3_ENA */
+#define ARIZONA_AIF1TX3_ENA_MASK                 0x0004  /* AIF1TX3_ENA */
+#define ARIZONA_AIF1TX3_ENA_SHIFT                     2  /* AIF1TX3_ENA */
+#define ARIZONA_AIF1TX3_ENA_WIDTH                     1  /* AIF1TX3_ENA */
+#define ARIZONA_AIF1TX2_ENA                      0x0002  /* AIF1TX2_ENA */
+#define ARIZONA_AIF1TX2_ENA_MASK                 0x0002  /* AIF1TX2_ENA */
+#define ARIZONA_AIF1TX2_ENA_SHIFT                     1  /* AIF1TX2_ENA */
+#define ARIZONA_AIF1TX2_ENA_WIDTH                     1  /* AIF1TX2_ENA */
+#define ARIZONA_AIF1TX1_ENA                      0x0001  /* AIF1TX1_ENA */
+#define ARIZONA_AIF1TX1_ENA_MASK                 0x0001  /* AIF1TX1_ENA */
+#define ARIZONA_AIF1TX1_ENA_SHIFT                     0  /* AIF1TX1_ENA */
+#define ARIZONA_AIF1TX1_ENA_WIDTH                     1  /* AIF1TX1_ENA */
+
+/*
+ * R1306 (0x51A) - AIF1 Rx Enables
+ */
+#define ARIZONA_AIF1RX8_ENA                      0x0080  /* AIF1RX8_ENA */
+#define ARIZONA_AIF1RX8_ENA_MASK                 0x0080  /* AIF1RX8_ENA */
+#define ARIZONA_AIF1RX8_ENA_SHIFT                     7  /* AIF1RX8_ENA */
+#define ARIZONA_AIF1RX8_ENA_WIDTH                     1  /* AIF1RX8_ENA */
+#define ARIZONA_AIF1RX7_ENA                      0x0040  /* AIF1RX7_ENA */
+#define ARIZONA_AIF1RX7_ENA_MASK                 0x0040  /* AIF1RX7_ENA */
+#define ARIZONA_AIF1RX7_ENA_SHIFT                     6  /* AIF1RX7_ENA */
+#define ARIZONA_AIF1RX7_ENA_WIDTH                     1  /* AIF1RX7_ENA */
+#define ARIZONA_AIF1RX6_ENA                      0x0020  /* AIF1RX6_ENA */
+#define ARIZONA_AIF1RX6_ENA_MASK                 0x0020  /* AIF1RX6_ENA */
+#define ARIZONA_AIF1RX6_ENA_SHIFT                     5  /* AIF1RX6_ENA */
+#define ARIZONA_AIF1RX6_ENA_WIDTH                     1  /* AIF1RX6_ENA */
+#define ARIZONA_AIF1RX5_ENA                      0x0010  /* AIF1RX5_ENA */
+#define ARIZONA_AIF1RX5_ENA_MASK                 0x0010  /* AIF1RX5_ENA */
+#define ARIZONA_AIF1RX5_ENA_SHIFT                     4  /* AIF1RX5_ENA */
+#define ARIZONA_AIF1RX5_ENA_WIDTH                     1  /* AIF1RX5_ENA */
+#define ARIZONA_AIF1RX4_ENA                      0x0008  /* AIF1RX4_ENA */
+#define ARIZONA_AIF1RX4_ENA_MASK                 0x0008  /* AIF1RX4_ENA */
+#define ARIZONA_AIF1RX4_ENA_SHIFT                     3  /* AIF1RX4_ENA */
+#define ARIZONA_AIF1RX4_ENA_WIDTH                     1  /* AIF1RX4_ENA */
+#define ARIZONA_AIF1RX3_ENA                      0x0004  /* AIF1RX3_ENA */
+#define ARIZONA_AIF1RX3_ENA_MASK                 0x0004  /* AIF1RX3_ENA */
+#define ARIZONA_AIF1RX3_ENA_SHIFT                     2  /* AIF1RX3_ENA */
+#define ARIZONA_AIF1RX3_ENA_WIDTH                     1  /* AIF1RX3_ENA */
+#define ARIZONA_AIF1RX2_ENA                      0x0002  /* AIF1RX2_ENA */
+#define ARIZONA_AIF1RX2_ENA_MASK                 0x0002  /* AIF1RX2_ENA */
+#define ARIZONA_AIF1RX2_ENA_SHIFT                     1  /* AIF1RX2_ENA */
+#define ARIZONA_AIF1RX2_ENA_WIDTH                     1  /* AIF1RX2_ENA */
+#define ARIZONA_AIF1RX1_ENA                      0x0001  /* AIF1RX1_ENA */
+#define ARIZONA_AIF1RX1_ENA_MASK                 0x0001  /* AIF1RX1_ENA */
+#define ARIZONA_AIF1RX1_ENA_SHIFT                     0  /* AIF1RX1_ENA */
+#define ARIZONA_AIF1RX1_ENA_WIDTH                     1  /* AIF1RX1_ENA */
+
+/*
+ * R1307 (0x51B) - AIF1 Force Write
+ */
+#define ARIZONA_AIF1_FRC_WR                      0x0001  /* AIF1_FRC_WR */
+#define ARIZONA_AIF1_FRC_WR_MASK                 0x0001  /* AIF1_FRC_WR */
+#define ARIZONA_AIF1_FRC_WR_SHIFT                     0  /* AIF1_FRC_WR */
+#define ARIZONA_AIF1_FRC_WR_WIDTH                     1  /* AIF1_FRC_WR */
+
+/*
+ * R1344 (0x540) - AIF2 BCLK Ctrl
+ */
+#define ARIZONA_AIF2_BCLK_INV                    0x0080  /* AIF2_BCLK_INV */
+#define ARIZONA_AIF2_BCLK_INV_MASK               0x0080  /* AIF2_BCLK_INV */
+#define ARIZONA_AIF2_BCLK_INV_SHIFT                   7  /* AIF2_BCLK_INV */
+#define ARIZONA_AIF2_BCLK_INV_WIDTH                   1  /* AIF2_BCLK_INV */
+#define ARIZONA_AIF2_BCLK_FRC                    0x0040  /* AIF2_BCLK_FRC */
+#define ARIZONA_AIF2_BCLK_FRC_MASK               0x0040  /* AIF2_BCLK_FRC */
+#define ARIZONA_AIF2_BCLK_FRC_SHIFT                   6  /* AIF2_BCLK_FRC */
+#define ARIZONA_AIF2_BCLK_FRC_WIDTH                   1  /* AIF2_BCLK_FRC */
+#define ARIZONA_AIF2_BCLK_MSTR                   0x0020  /* AIF2_BCLK_MSTR */
+#define ARIZONA_AIF2_BCLK_MSTR_MASK              0x0020  /* AIF2_BCLK_MSTR */
+#define ARIZONA_AIF2_BCLK_MSTR_SHIFT                  5  /* AIF2_BCLK_MSTR */
+#define ARIZONA_AIF2_BCLK_MSTR_WIDTH                  1  /* AIF2_BCLK_MSTR */
+#define ARIZONA_AIF2_BCLK_FREQ_MASK              0x001F  /* AIF2_BCLK_FREQ - [4:0] */
+#define ARIZONA_AIF2_BCLK_FREQ_SHIFT                  0  /* AIF2_BCLK_FREQ - [4:0] */
+#define ARIZONA_AIF2_BCLK_FREQ_WIDTH                  5  /* AIF2_BCLK_FREQ - [4:0] */
+
+/*
+ * R1345 (0x541) - AIF2 Tx Pin Ctrl
+ */
+#define ARIZONA_AIF2TX_DAT_TRI                   0x0020  /* AIF2TX_DAT_TRI */
+#define ARIZONA_AIF2TX_DAT_TRI_MASK              0x0020  /* AIF2TX_DAT_TRI */
+#define ARIZONA_AIF2TX_DAT_TRI_SHIFT                  5  /* AIF2TX_DAT_TRI */
+#define ARIZONA_AIF2TX_DAT_TRI_WIDTH                  1  /* AIF2TX_DAT_TRI */
+#define ARIZONA_AIF2TX_LRCLK_SRC                 0x0008  /* AIF2TX_LRCLK_SRC */
+#define ARIZONA_AIF2TX_LRCLK_SRC_MASK            0x0008  /* AIF2TX_LRCLK_SRC */
+#define ARIZONA_AIF2TX_LRCLK_SRC_SHIFT                3  /* AIF2TX_LRCLK_SRC */
+#define ARIZONA_AIF2TX_LRCLK_SRC_WIDTH                1  /* AIF2TX_LRCLK_SRC */
+#define ARIZONA_AIF2TX_LRCLK_INV                 0x0004  /* AIF2TX_LRCLK_INV */
+#define ARIZONA_AIF2TX_LRCLK_INV_MASK            0x0004  /* AIF2TX_LRCLK_INV */
+#define ARIZONA_AIF2TX_LRCLK_INV_SHIFT                2  /* AIF2TX_LRCLK_INV */
+#define ARIZONA_AIF2TX_LRCLK_INV_WIDTH                1  /* AIF2TX_LRCLK_INV */
+#define ARIZONA_AIF2TX_LRCLK_FRC                 0x0002  /* AIF2TX_LRCLK_FRC */
+#define ARIZONA_AIF2TX_LRCLK_FRC_MASK            0x0002  /* AIF2TX_LRCLK_FRC */
+#define ARIZONA_AIF2TX_LRCLK_FRC_SHIFT                1  /* AIF2TX_LRCLK_FRC */
+#define ARIZONA_AIF2TX_LRCLK_FRC_WIDTH                1  /* AIF2TX_LRCLK_FRC */
+#define ARIZONA_AIF2TX_LRCLK_MSTR                0x0001  /* AIF2TX_LRCLK_MSTR */
+#define ARIZONA_AIF2TX_LRCLK_MSTR_MASK           0x0001  /* AIF2TX_LRCLK_MSTR */
+#define ARIZONA_AIF2TX_LRCLK_MSTR_SHIFT               0  /* AIF2TX_LRCLK_MSTR */
+#define ARIZONA_AIF2TX_LRCLK_MSTR_WIDTH               1  /* AIF2TX_LRCLK_MSTR */
+
+/*
+ * R1346 (0x542) - AIF2 Rx Pin Ctrl
+ */
+#define ARIZONA_AIF2RX_LRCLK_INV                 0x0004  /* AIF2RX_LRCLK_INV */
+#define ARIZONA_AIF2RX_LRCLK_INV_MASK            0x0004  /* AIF2RX_LRCLK_INV */
+#define ARIZONA_AIF2RX_LRCLK_INV_SHIFT                2  /* AIF2RX_LRCLK_INV */
+#define ARIZONA_AIF2RX_LRCLK_INV_WIDTH                1  /* AIF2RX_LRCLK_INV */
+#define ARIZONA_AIF2RX_LRCLK_FRC                 0x0002  /* AIF2RX_LRCLK_FRC */
+#define ARIZONA_AIF2RX_LRCLK_FRC_MASK            0x0002  /* AIF2RX_LRCLK_FRC */
+#define ARIZONA_AIF2RX_LRCLK_FRC_SHIFT                1  /* AIF2RX_LRCLK_FRC */
+#define ARIZONA_AIF2RX_LRCLK_FRC_WIDTH                1  /* AIF2RX_LRCLK_FRC */
+#define ARIZONA_AIF2RX_LRCLK_MSTR                0x0001  /* AIF2RX_LRCLK_MSTR */
+#define ARIZONA_AIF2RX_LRCLK_MSTR_MASK           0x0001  /* AIF2RX_LRCLK_MSTR */
+#define ARIZONA_AIF2RX_LRCLK_MSTR_SHIFT               0  /* AIF2RX_LRCLK_MSTR */
+#define ARIZONA_AIF2RX_LRCLK_MSTR_WIDTH               1  /* AIF2RX_LRCLK_MSTR */
+
+/*
+ * R1347 (0x543) - AIF2 Rate Ctrl
+ */
+#define ARIZONA_AIF2_RATE_MASK                   0x7800  /* AIF2_RATE - [14:11] */
+#define ARIZONA_AIF2_RATE_SHIFT                      11  /* AIF2_RATE - [14:11] */
+#define ARIZONA_AIF2_RATE_WIDTH                       4  /* AIF2_RATE - [14:11] */
+#define ARIZONA_AIF2_TRI                         0x0040  /* AIF2_TRI */
+#define ARIZONA_AIF2_TRI_MASK                    0x0040  /* AIF2_TRI */
+#define ARIZONA_AIF2_TRI_SHIFT                        6  /* AIF2_TRI */
+#define ARIZONA_AIF2_TRI_WIDTH                        1  /* AIF2_TRI */
+
+/*
+ * R1348 (0x544) - AIF2 Format
+ */
+#define ARIZONA_AIF2_FMT_MASK                    0x0007  /* AIF2_FMT - [2:0] */
+#define ARIZONA_AIF2_FMT_SHIFT                        0  /* AIF2_FMT - [2:0] */
+#define ARIZONA_AIF2_FMT_WIDTH                        3  /* AIF2_FMT - [2:0] */
+
+/*
+ * R1349 (0x545) - AIF2 Tx BCLK Rate
+ */
+#define ARIZONA_AIF2TX_BCPF_MASK                 0x1FFF  /* AIF2TX_BCPF - [12:0] */
+#define ARIZONA_AIF2TX_BCPF_SHIFT                     0  /* AIF2TX_BCPF - [12:0] */
+#define ARIZONA_AIF2TX_BCPF_WIDTH                    13  /* AIF2TX_BCPF - [12:0] */
+
+/*
+ * R1350 (0x546) - AIF2 Rx BCLK Rate
+ */
+#define ARIZONA_AIF2RX_BCPF_MASK                 0x1FFF  /* AIF2RX_BCPF - [12:0] */
+#define ARIZONA_AIF2RX_BCPF_SHIFT                     0  /* AIF2RX_BCPF - [12:0] */
+#define ARIZONA_AIF2RX_BCPF_WIDTH                    13  /* AIF2RX_BCPF - [12:0] */
+
+/*
+ * R1351 (0x547) - AIF2 Frame Ctrl 1
+ */
+#define ARIZONA_AIF2TX_WL_MASK                   0x3F00  /* AIF2TX_WL - [13:8] */
+#define ARIZONA_AIF2TX_WL_SHIFT                       8  /* AIF2TX_WL - [13:8] */
+#define ARIZONA_AIF2TX_WL_WIDTH                       6  /* AIF2TX_WL - [13:8] */
+#define ARIZONA_AIF2TX_SLOT_LEN_MASK             0x00FF  /* AIF2TX_SLOT_LEN - [7:0] */
+#define ARIZONA_AIF2TX_SLOT_LEN_SHIFT                 0  /* AIF2TX_SLOT_LEN - [7:0] */
+#define ARIZONA_AIF2TX_SLOT_LEN_WIDTH                 8  /* AIF2TX_SLOT_LEN - [7:0] */
+
+/*
+ * R1352 (0x548) - AIF2 Frame Ctrl 2
+ */
+#define ARIZONA_AIF2RX_WL_MASK                   0x3F00  /* AIF2RX_WL - [13:8] */
+#define ARIZONA_AIF2RX_WL_SHIFT                       8  /* AIF2RX_WL - [13:8] */
+#define ARIZONA_AIF2RX_WL_WIDTH                       6  /* AIF2RX_WL - [13:8] */
+#define ARIZONA_AIF2RX_SLOT_LEN_MASK             0x00FF  /* AIF2RX_SLOT_LEN - [7:0] */
+#define ARIZONA_AIF2RX_SLOT_LEN_SHIFT                 0  /* AIF2RX_SLOT_LEN - [7:0] */
+#define ARIZONA_AIF2RX_SLOT_LEN_WIDTH                 8  /* AIF2RX_SLOT_LEN - [7:0] */
+
+/*
+ * R1353 (0x549) - AIF2 Frame Ctrl 3
+ */
+#define ARIZONA_AIF2TX1_SLOT_MASK                0x003F  /* AIF2TX1_SLOT - [5:0] */
+#define ARIZONA_AIF2TX1_SLOT_SHIFT                    0  /* AIF2TX1_SLOT - [5:0] */
+#define ARIZONA_AIF2TX1_SLOT_WIDTH                    6  /* AIF2TX1_SLOT - [5:0] */
+
+/*
+ * R1354 (0x54A) - AIF2 Frame Ctrl 4
+ */
+#define ARIZONA_AIF2TX2_SLOT_MASK                0x003F  /* AIF2TX2_SLOT - [5:0] */
+#define ARIZONA_AIF2TX2_SLOT_SHIFT                    0  /* AIF2TX2_SLOT - [5:0] */
+#define ARIZONA_AIF2TX2_SLOT_WIDTH                    6  /* AIF2TX2_SLOT - [5:0] */
+
+/*
+ * R1361 (0x551) - AIF2 Frame Ctrl 11
+ */
+#define ARIZONA_AIF2RX1_SLOT_MASK                0x003F  /* AIF2RX1_SLOT - [5:0] */
+#define ARIZONA_AIF2RX1_SLOT_SHIFT                    0  /* AIF2RX1_SLOT - [5:0] */
+#define ARIZONA_AIF2RX1_SLOT_WIDTH                    6  /* AIF2RX1_SLOT - [5:0] */
+
+/*
+ * R1362 (0x552) - AIF2 Frame Ctrl 12
+ */
+#define ARIZONA_AIF2RX2_SLOT_MASK                0x003F  /* AIF2RX2_SLOT - [5:0] */
+#define ARIZONA_AIF2RX2_SLOT_SHIFT                    0  /* AIF2RX2_SLOT - [5:0] */
+#define ARIZONA_AIF2RX2_SLOT_WIDTH                    6  /* AIF2RX2_SLOT - [5:0] */
+
+/*
+ * R1369 (0x559) - AIF2 Tx Enables
+ */
+#define ARIZONA_AIF2TX2_ENA                      0x0002  /* AIF2TX2_ENA */
+#define ARIZONA_AIF2TX2_ENA_MASK                 0x0002  /* AIF2TX2_ENA */
+#define ARIZONA_AIF2TX2_ENA_SHIFT                     1  /* AIF2TX2_ENA */
+#define ARIZONA_AIF2TX2_ENA_WIDTH                     1  /* AIF2TX2_ENA */
+#define ARIZONA_AIF2TX1_ENA                      0x0001  /* AIF2TX1_ENA */
+#define ARIZONA_AIF2TX1_ENA_MASK                 0x0001  /* AIF2TX1_ENA */
+#define ARIZONA_AIF2TX1_ENA_SHIFT                     0  /* AIF2TX1_ENA */
+#define ARIZONA_AIF2TX1_ENA_WIDTH                     1  /* AIF2TX1_ENA */
+
+/*
+ * R1370 (0x55A) - AIF2 Rx Enables
+ */
+#define ARIZONA_AIF2RX2_ENA                      0x0002  /* AIF2RX2_ENA */
+#define ARIZONA_AIF2RX2_ENA_MASK                 0x0002  /* AIF2RX2_ENA */
+#define ARIZONA_AIF2RX2_ENA_SHIFT                     1  /* AIF2RX2_ENA */
+#define ARIZONA_AIF2RX2_ENA_WIDTH                     1  /* AIF2RX2_ENA */
+#define ARIZONA_AIF2RX1_ENA                      0x0001  /* AIF2RX1_ENA */
+#define ARIZONA_AIF2RX1_ENA_MASK                 0x0001  /* AIF2RX1_ENA */
+#define ARIZONA_AIF2RX1_ENA_SHIFT                     0  /* AIF2RX1_ENA */
+#define ARIZONA_AIF2RX1_ENA_WIDTH                     1  /* AIF2RX1_ENA */
+
+/*
+ * R1371 (0x55B) - AIF2 Force Write
+ */
+#define ARIZONA_AIF2_FRC_WR                      0x0001  /* AIF2_FRC_WR */
+#define ARIZONA_AIF2_FRC_WR_MASK                 0x0001  /* AIF2_FRC_WR */
+#define ARIZONA_AIF2_FRC_WR_SHIFT                     0  /* AIF2_FRC_WR */
+#define ARIZONA_AIF2_FRC_WR_WIDTH                     1  /* AIF2_FRC_WR */
+
+/*
+ * R1408 (0x580) - AIF3 BCLK Ctrl
+ */
+#define ARIZONA_AIF3_BCLK_INV                    0x0080  /* AIF3_BCLK_INV */
+#define ARIZONA_AIF3_BCLK_INV_MASK               0x0080  /* AIF3_BCLK_INV */
+#define ARIZONA_AIF3_BCLK_INV_SHIFT                   7  /* AIF3_BCLK_INV */
+#define ARIZONA_AIF3_BCLK_INV_WIDTH                   1  /* AIF3_BCLK_INV */
+#define ARIZONA_AIF3_BCLK_FRC                    0x0040  /* AIF3_BCLK_FRC */
+#define ARIZONA_AIF3_BCLK_FRC_MASK               0x0040  /* AIF3_BCLK_FRC */
+#define ARIZONA_AIF3_BCLK_FRC_SHIFT                   6  /* AIF3_BCLK_FRC */
+#define ARIZONA_AIF3_BCLK_FRC_WIDTH                   1  /* AIF3_BCLK_FRC */
+#define ARIZONA_AIF3_BCLK_MSTR                   0x0020  /* AIF3_BCLK_MSTR */
+#define ARIZONA_AIF3_BCLK_MSTR_MASK              0x0020  /* AIF3_BCLK_MSTR */
+#define ARIZONA_AIF3_BCLK_MSTR_SHIFT                  5  /* AIF3_BCLK_MSTR */
+#define ARIZONA_AIF3_BCLK_MSTR_WIDTH                  1  /* AIF3_BCLK_MSTR */
+#define ARIZONA_AIF3_BCLK_FREQ_MASK              0x001F  /* AIF3_BCLK_FREQ - [4:0] */
+#define ARIZONA_AIF3_BCLK_FREQ_SHIFT                  0  /* AIF3_BCLK_FREQ - [4:0] */
+#define ARIZONA_AIF3_BCLK_FREQ_WIDTH                  5  /* AIF3_BCLK_FREQ - [4:0] */
+
+/*
+ * R1409 (0x581) - AIF3 Tx Pin Ctrl
+ */
+#define ARIZONA_AIF3TX_DAT_TRI                   0x0020  /* AIF3TX_DAT_TRI */
+#define ARIZONA_AIF3TX_DAT_TRI_MASK              0x0020  /* AIF3TX_DAT_TRI */
+#define ARIZONA_AIF3TX_DAT_TRI_SHIFT                  5  /* AIF3TX_DAT_TRI */
+#define ARIZONA_AIF3TX_DAT_TRI_WIDTH                  1  /* AIF3TX_DAT_TRI */
+#define ARIZONA_AIF3TX_LRCLK_SRC                 0x0008  /* AIF3TX_LRCLK_SRC */
+#define ARIZONA_AIF3TX_LRCLK_SRC_MASK            0x0008  /* AIF3TX_LRCLK_SRC */
+#define ARIZONA_AIF3TX_LRCLK_SRC_SHIFT                3  /* AIF3TX_LRCLK_SRC */
+#define ARIZONA_AIF3TX_LRCLK_SRC_WIDTH                1  /* AIF3TX_LRCLK_SRC */
+#define ARIZONA_AIF3TX_LRCLK_INV                 0x0004  /* AIF3TX_LRCLK_INV */
+#define ARIZONA_AIF3TX_LRCLK_INV_MASK            0x0004  /* AIF3TX_LRCLK_INV */
+#define ARIZONA_AIF3TX_LRCLK_INV_SHIFT                2  /* AIF3TX_LRCLK_INV */
+#define ARIZONA_AIF3TX_LRCLK_INV_WIDTH                1  /* AIF3TX_LRCLK_INV */
+#define ARIZONA_AIF3TX_LRCLK_FRC                 0x0002  /* AIF3TX_LRCLK_FRC */
+#define ARIZONA_AIF3TX_LRCLK_FRC_MASK            0x0002  /* AIF3TX_LRCLK_FRC */
+#define ARIZONA_AIF3TX_LRCLK_FRC_SHIFT                1  /* AIF3TX_LRCLK_FRC */
+#define ARIZONA_AIF3TX_LRCLK_FRC_WIDTH                1  /* AIF3TX_LRCLK_FRC */
+#define ARIZONA_AIF3TX_LRCLK_MSTR                0x0001  /* AIF3TX_LRCLK_MSTR */
+#define ARIZONA_AIF3TX_LRCLK_MSTR_MASK           0x0001  /* AIF3TX_LRCLK_MSTR */
+#define ARIZONA_AIF3TX_LRCLK_MSTR_SHIFT               0  /* AIF3TX_LRCLK_MSTR */
+#define ARIZONA_AIF3TX_LRCLK_MSTR_WIDTH               1  /* AIF3TX_LRCLK_MSTR */
+
+/*
+ * R1410 (0x582) - AIF3 Rx Pin Ctrl
+ */
+#define ARIZONA_AIF3RX_LRCLK_INV                 0x0004  /* AIF3RX_LRCLK_INV */
+#define ARIZONA_AIF3RX_LRCLK_INV_MASK            0x0004  /* AIF3RX_LRCLK_INV */
+#define ARIZONA_AIF3RX_LRCLK_INV_SHIFT                2  /* AIF3RX_LRCLK_INV */
+#define ARIZONA_AIF3RX_LRCLK_INV_WIDTH                1  /* AIF3RX_LRCLK_INV */
+#define ARIZONA_AIF3RX_LRCLK_FRC                 0x0002  /* AIF3RX_LRCLK_FRC */
+#define ARIZONA_AIF3RX_LRCLK_FRC_MASK            0x0002  /* AIF3RX_LRCLK_FRC */
+#define ARIZONA_AIF3RX_LRCLK_FRC_SHIFT                1  /* AIF3RX_LRCLK_FRC */
+#define ARIZONA_AIF3RX_LRCLK_FRC_WIDTH                1  /* AIF3RX_LRCLK_FRC */
+#define ARIZONA_AIF3RX_LRCLK_MSTR                0x0001  /* AIF3RX_LRCLK_MSTR */
+#define ARIZONA_AIF3RX_LRCLK_MSTR_MASK           0x0001  /* AIF3RX_LRCLK_MSTR */
+#define ARIZONA_AIF3RX_LRCLK_MSTR_SHIFT               0  /* AIF3RX_LRCLK_MSTR */
+#define ARIZONA_AIF3RX_LRCLK_MSTR_WIDTH               1  /* AIF3RX_LRCLK_MSTR */
+
+/*
+ * R1411 (0x583) - AIF3 Rate Ctrl
+ */
+#define ARIZONA_AIF3_RATE_MASK                   0x7800  /* AIF3_RATE - [14:11] */
+#define ARIZONA_AIF3_RATE_SHIFT                      11  /* AIF3_RATE - [14:11] */
+#define ARIZONA_AIF3_RATE_WIDTH                       4  /* AIF3_RATE - [14:11] */
+#define ARIZONA_AIF3_TRI                         0x0040  /* AIF3_TRI */
+#define ARIZONA_AIF3_TRI_MASK                    0x0040  /* AIF3_TRI */
+#define ARIZONA_AIF3_TRI_SHIFT                        6  /* AIF3_TRI */
+#define ARIZONA_AIF3_TRI_WIDTH                        1  /* AIF3_TRI */
+
+/*
+ * R1412 (0x584) - AIF3 Format
+ */
+#define ARIZONA_AIF3_FMT_MASK                    0x0007  /* AIF3_FMT - [2:0] */
+#define ARIZONA_AIF3_FMT_SHIFT                        0  /* AIF3_FMT - [2:0] */
+#define ARIZONA_AIF3_FMT_WIDTH                        3  /* AIF3_FMT - [2:0] */
+
+/*
+ * R1413 (0x585) - AIF3 Tx BCLK Rate
+ */
+#define ARIZONA_AIF3TX_BCPF_MASK                 0x1FFF  /* AIF3TX_BCPF - [12:0] */
+#define ARIZONA_AIF3TX_BCPF_SHIFT                     0  /* AIF3TX_BCPF - [12:0] */
+#define ARIZONA_AIF3TX_BCPF_WIDTH                    13  /* AIF3TX_BCPF - [12:0] */
+
+/*
+ * R1414 (0x586) - AIF3 Rx BCLK Rate
+ */
+#define ARIZONA_AIF3RX_BCPF_MASK                 0x1FFF  /* AIF3RX_BCPF - [12:0] */
+#define ARIZONA_AIF3RX_BCPF_SHIFT                     0  /* AIF3RX_BCPF - [12:0] */
+#define ARIZONA_AIF3RX_BCPF_WIDTH                    13  /* AIF3RX_BCPF - [12:0] */
+
+/*
+ * R1415 (0x587) - AIF3 Frame Ctrl 1
+ */
+#define ARIZONA_AIF3TX_WL_MASK                   0x3F00  /* AIF3TX_WL - [13:8] */
+#define ARIZONA_AIF3TX_WL_SHIFT                       8  /* AIF3TX_WL - [13:8] */
+#define ARIZONA_AIF3TX_WL_WIDTH                       6  /* AIF3TX_WL - [13:8] */
+#define ARIZONA_AIF3TX_SLOT_LEN_MASK             0x00FF  /* AIF3TX_SLOT_LEN - [7:0] */
+#define ARIZONA_AIF3TX_SLOT_LEN_SHIFT                 0  /* AIF3TX_SLOT_LEN - [7:0] */
+#define ARIZONA_AIF3TX_SLOT_LEN_WIDTH                 8  /* AIF3TX_SLOT_LEN - [7:0] */
+
+/*
+ * R1416 (0x588) - AIF3 Frame Ctrl 2
+ */
+#define ARIZONA_AIF3RX_WL_MASK                   0x3F00  /* AIF3RX_WL - [13:8] */
+#define ARIZONA_AIF3RX_WL_SHIFT                       8  /* AIF3RX_WL - [13:8] */
+#define ARIZONA_AIF3RX_WL_WIDTH                       6  /* AIF3RX_WL - [13:8] */
+#define ARIZONA_AIF3RX_SLOT_LEN_MASK             0x00FF  /* AIF3RX_SLOT_LEN - [7:0] */
+#define ARIZONA_AIF3RX_SLOT_LEN_SHIFT                 0  /* AIF3RX_SLOT_LEN - [7:0] */
+#define ARIZONA_AIF3RX_SLOT_LEN_WIDTH                 8  /* AIF3RX_SLOT_LEN - [7:0] */
+
+/*
+ * R1417 (0x589) - AIF3 Frame Ctrl 3
+ */
+#define ARIZONA_AIF3TX1_SLOT_MASK                0x003F  /* AIF3TX1_SLOT - [5:0] */
+#define ARIZONA_AIF3TX1_SLOT_SHIFT                    0  /* AIF3TX1_SLOT - [5:0] */
+#define ARIZONA_AIF3TX1_SLOT_WIDTH                    6  /* AIF3TX1_SLOT - [5:0] */
+
+/*
+ * R1418 (0x58A) - AIF3 Frame Ctrl 4
+ */
+#define ARIZONA_AIF3TX2_SLOT_MASK                0x003F  /* AIF3TX2_SLOT - [5:0] */
+#define ARIZONA_AIF3TX2_SLOT_SHIFT                    0  /* AIF3TX2_SLOT - [5:0] */
+#define ARIZONA_AIF3TX2_SLOT_WIDTH                    6  /* AIF3TX2_SLOT - [5:0] */
+
+/*
+ * R1425 (0x591) - AIF3 Frame Ctrl 11
+ */
+#define ARIZONA_AIF3RX1_SLOT_MASK                0x003F  /* AIF3RX1_SLOT - [5:0] */
+#define ARIZONA_AIF3RX1_SLOT_SHIFT                    0  /* AIF3RX1_SLOT - [5:0] */
+#define ARIZONA_AIF3RX1_SLOT_WIDTH                    6  /* AIF3RX1_SLOT - [5:0] */
+
+/*
+ * R1426 (0x592) - AIF3 Frame Ctrl 12
+ */
+#define ARIZONA_AIF3RX2_SLOT_MASK                0x003F  /* AIF3RX2_SLOT - [5:0] */
+#define ARIZONA_AIF3RX2_SLOT_SHIFT                    0  /* AIF3RX2_SLOT - [5:0] */
+#define ARIZONA_AIF3RX2_SLOT_WIDTH                    6  /* AIF3RX2_SLOT - [5:0] */
+
+/*
+ * R1433 (0x599) - AIF3 Tx Enables
+ */
+#define ARIZONA_AIF3TX2_ENA                      0x0002  /* AIF3TX2_ENA */
+#define ARIZONA_AIF3TX2_ENA_MASK                 0x0002  /* AIF3TX2_ENA */
+#define ARIZONA_AIF3TX2_ENA_SHIFT                     1  /* AIF3TX2_ENA */
+#define ARIZONA_AIF3TX2_ENA_WIDTH                     1  /* AIF3TX2_ENA */
+#define ARIZONA_AIF3TX1_ENA                      0x0001  /* AIF3TX1_ENA */
+#define ARIZONA_AIF3TX1_ENA_MASK                 0x0001  /* AIF3TX1_ENA */
+#define ARIZONA_AIF3TX1_ENA_SHIFT                     0  /* AIF3TX1_ENA */
+#define ARIZONA_AIF3TX1_ENA_WIDTH                     1  /* AIF3TX1_ENA */
+
+/*
+ * R1434 (0x59A) - AIF3 Rx Enables
+ */
+#define ARIZONA_AIF3RX2_ENA                      0x0002  /* AIF3RX2_ENA */
+#define ARIZONA_AIF3RX2_ENA_MASK                 0x0002  /* AIF3RX2_ENA */
+#define ARIZONA_AIF3RX2_ENA_SHIFT                     1  /* AIF3RX2_ENA */
+#define ARIZONA_AIF3RX2_ENA_WIDTH                     1  /* AIF3RX2_ENA */
+#define ARIZONA_AIF3RX1_ENA                      0x0001  /* AIF3RX1_ENA */
+#define ARIZONA_AIF3RX1_ENA_MASK                 0x0001  /* AIF3RX1_ENA */
+#define ARIZONA_AIF3RX1_ENA_SHIFT                     0  /* AIF3RX1_ENA */
+#define ARIZONA_AIF3RX1_ENA_WIDTH                     1  /* AIF3RX1_ENA */
+
+/*
+ * R1435 (0x59B) - AIF3 Force Write
+ */
+#define ARIZONA_AIF3_FRC_WR                      0x0001  /* AIF3_FRC_WR */
+#define ARIZONA_AIF3_FRC_WR_MASK                 0x0001  /* AIF3_FRC_WR */
+#define ARIZONA_AIF3_FRC_WR_SHIFT                     0  /* AIF3_FRC_WR */
+#define ARIZONA_AIF3_FRC_WR_WIDTH                     1  /* AIF3_FRC_WR */
+
+/*
+ * R1507 (0x5E3) - SLIMbus Framer Ref Gear
+ */
+#define ARIZONA_SLIMCLK_SRC                      0x0010  /* SLIMCLK_SRC */
+#define ARIZONA_SLIMCLK_SRC_MASK                 0x0010  /* SLIMCLK_SRC */
+#define ARIZONA_SLIMCLK_SRC_SHIFT                     4  /* SLIMCLK_SRC */
+#define ARIZONA_SLIMCLK_SRC_WIDTH                     1  /* SLIMCLK_SRC */
+#define ARIZONA_FRAMER_REF_GEAR_MASK             0x000F  /* FRAMER_REF_GEAR - [3:0] */
+#define ARIZONA_FRAMER_REF_GEAR_SHIFT                 0  /* FRAMER_REF_GEAR - [3:0] */
+#define ARIZONA_FRAMER_REF_GEAR_WIDTH                 4  /* FRAMER_REF_GEAR - [3:0] */
+
+/*
+ * R1509 (0x5E5) - SLIMbus Rates 1
+ */
+#define ARIZONA_SLIMRX2_RATE_MASK                0x7800  /* SLIMRX2_RATE - [14:11] */
+#define ARIZONA_SLIMRX2_RATE_SHIFT                   11  /* SLIMRX2_RATE - [14:11] */
+#define ARIZONA_SLIMRX2_RATE_WIDTH                    4  /* SLIMRX2_RATE - [14:11] */
+#define ARIZONA_SLIMRX1_RATE_MASK                0x0078  /* SLIMRX1_RATE - [6:3] */
+#define ARIZONA_SLIMRX1_RATE_SHIFT                    3  /* SLIMRX1_RATE - [6:3] */
+#define ARIZONA_SLIMRX1_RATE_WIDTH                    4  /* SLIMRX1_RATE - [6:3] */
+
+/*
+ * R1510 (0x5E6) - SLIMbus Rates 2
+ */
+#define ARIZONA_SLIMRX4_RATE_MASK                0x7800  /* SLIMRX4_RATE - [14:11] */
+#define ARIZONA_SLIMRX4_RATE_SHIFT                   11  /* SLIMRX4_RATE - [14:11] */
+#define ARIZONA_SLIMRX4_RATE_WIDTH                    4  /* SLIMRX4_RATE - [14:11] */
+#define ARIZONA_SLIMRX3_RATE_MASK                0x0078  /* SLIMRX3_RATE - [6:3] */
+#define ARIZONA_SLIMRX3_RATE_SHIFT                    3  /* SLIMRX3_RATE - [6:3] */
+#define ARIZONA_SLIMRX3_RATE_WIDTH                    4  /* SLIMRX3_RATE - [6:3] */
+
+/*
+ * R1511 (0x5E7) - SLIMbus Rates 3
+ */
+#define ARIZONA_SLIMRX6_RATE_MASK                0x7800  /* SLIMRX6_RATE - [14:11] */
+#define ARIZONA_SLIMRX6_RATE_SHIFT                   11  /* SLIMRX6_RATE - [14:11] */
+#define ARIZONA_SLIMRX6_RATE_WIDTH                    4  /* SLIMRX6_RATE - [14:11] */
+#define ARIZONA_SLIMRX5_RATE_MASK                0x0078  /* SLIMRX5_RATE - [6:3] */
+#define ARIZONA_SLIMRX5_RATE_SHIFT                    3  /* SLIMRX5_RATE - [6:3] */
+#define ARIZONA_SLIMRX5_RATE_WIDTH                    4  /* SLIMRX5_RATE - [6:3] */
+
+/*
+ * R1512 (0x5E8) - SLIMbus Rates 4
+ */
+#define ARIZONA_SLIMRX8_RATE_MASK                0x7800  /* SLIMRX8_RATE - [14:11] */
+#define ARIZONA_SLIMRX8_RATE_SHIFT                   11  /* SLIMRX8_RATE - [14:11] */
+#define ARIZONA_SLIMRX8_RATE_WIDTH                    4  /* SLIMRX8_RATE - [14:11] */
+#define ARIZONA_SLIMRX7_RATE_MASK                0x0078  /* SLIMRX7_RATE - [6:3] */
+#define ARIZONA_SLIMRX7_RATE_SHIFT                    3  /* SLIMRX7_RATE - [6:3] */
+#define ARIZONA_SLIMRX7_RATE_WIDTH                    4  /* SLIMRX7_RATE - [6:3] */
+
+/*
+ * R1513 (0x5E9) - SLIMbus Rates 5
+ */
+#define ARIZONA_SLIMTX2_RATE_MASK                0x7800  /* SLIMTX2_RATE - [14:11] */
+#define ARIZONA_SLIMTX2_RATE_SHIFT                   11  /* SLIMTX2_RATE - [14:11] */
+#define ARIZONA_SLIMTX2_RATE_WIDTH                    4  /* SLIMTX2_RATE - [14:11] */
+#define ARIZONA_SLIMTX1_RATE_MASK                0x0078  /* SLIMTX1_RATE - [6:3] */
+#define ARIZONA_SLIMTX1_RATE_SHIFT                    3  /* SLIMTX1_RATE - [6:3] */
+#define ARIZONA_SLIMTX1_RATE_WIDTH                    4  /* SLIMTX1_RATE - [6:3] */
+
+/*
+ * R1514 (0x5EA) - SLIMbus Rates 6
+ */
+#define ARIZONA_SLIMTX4_RATE_MASK                0x7800  /* SLIMTX4_RATE - [14:11] */
+#define ARIZONA_SLIMTX4_RATE_SHIFT                   11  /* SLIMTX4_RATE - [14:11] */
+#define ARIZONA_SLIMTX4_RATE_WIDTH                    4  /* SLIMTX4_RATE - [14:11] */
+#define ARIZONA_SLIMTX3_RATE_MASK                0x0078  /* SLIMTX3_RATE - [6:3] */
+#define ARIZONA_SLIMTX3_RATE_SHIFT                    3  /* SLIMTX3_RATE - [6:3] */
+#define ARIZONA_SLIMTX3_RATE_WIDTH                    4  /* SLIMTX3_RATE - [6:3] */
+
+/*
+ * R1515 (0x5EB) - SLIMbus Rates 7
+ */
+#define ARIZONA_SLIMTX6_RATE_MASK                0x7800  /* SLIMTX6_RATE - [14:11] */
+#define ARIZONA_SLIMTX6_RATE_SHIFT                   11  /* SLIMTX6_RATE - [14:11] */
+#define ARIZONA_SLIMTX6_RATE_WIDTH                    4  /* SLIMTX6_RATE - [14:11] */
+#define ARIZONA_SLIMTX5_RATE_MASK                0x0078  /* SLIMTX5_RATE - [6:3] */
+#define ARIZONA_SLIMTX5_RATE_SHIFT                    3  /* SLIMTX5_RATE - [6:3] */
+#define ARIZONA_SLIMTX5_RATE_WIDTH                    4  /* SLIMTX5_RATE - [6:3] */
+
+/*
+ * R1516 (0x5EC) - SLIMbus Rates 8
+ */
+#define ARIZONA_SLIMTX8_RATE_MASK                0x7800  /* SLIMTX8_RATE - [14:11] */
+#define ARIZONA_SLIMTX8_RATE_SHIFT                   11  /* SLIMTX8_RATE - [14:11] */
+#define ARIZONA_SLIMTX8_RATE_WIDTH                    4  /* SLIMTX8_RATE - [14:11] */
+#define ARIZONA_SLIMTX7_RATE_MASK                0x0078  /* SLIMTX7_RATE - [6:3] */
+#define ARIZONA_SLIMTX7_RATE_SHIFT                    3  /* SLIMTX7_RATE - [6:3] */
+#define ARIZONA_SLIMTX7_RATE_WIDTH                    4  /* SLIMTX7_RATE - [6:3] */
+
+/*
+ * R1525 (0x5F5) - SLIMbus RX Channel Enable
+ */
+#define ARIZONA_SLIMRX8_ENA                      0x0080  /* SLIMRX8_ENA */
+#define ARIZONA_SLIMRX8_ENA_MASK                 0x0080  /* SLIMRX8_ENA */
+#define ARIZONA_SLIMRX8_ENA_SHIFT                     7  /* SLIMRX8_ENA */
+#define ARIZONA_SLIMRX8_ENA_WIDTH                     1  /* SLIMRX8_ENA */
+#define ARIZONA_SLIMRX7_ENA                      0x0040  /* SLIMRX7_ENA */
+#define ARIZONA_SLIMRX7_ENA_MASK                 0x0040  /* SLIMRX7_ENA */
+#define ARIZONA_SLIMRX7_ENA_SHIFT                     6  /* SLIMRX7_ENA */
+#define ARIZONA_SLIMRX7_ENA_WIDTH                     1  /* SLIMRX7_ENA */
+#define ARIZONA_SLIMRX6_ENA                      0x0020  /* SLIMRX6_ENA */
+#define ARIZONA_SLIMRX6_ENA_MASK                 0x0020  /* SLIMRX6_ENA */
+#define ARIZONA_SLIMRX6_ENA_SHIFT                     5  /* SLIMRX6_ENA */
+#define ARIZONA_SLIMRX6_ENA_WIDTH                     1  /* SLIMRX6_ENA */
+#define ARIZONA_SLIMRX5_ENA                      0x0010  /* SLIMRX5_ENA */
+#define ARIZONA_SLIMRX5_ENA_MASK                 0x0010  /* SLIMRX5_ENA */
+#define ARIZONA_SLIMRX5_ENA_SHIFT                     4  /* SLIMRX5_ENA */
+#define ARIZONA_SLIMRX5_ENA_WIDTH                     1  /* SLIMRX5_ENA */
+#define ARIZONA_SLIMRX4_ENA                      0x0008  /* SLIMRX4_ENA */
+#define ARIZONA_SLIMRX4_ENA_MASK                 0x0008  /* SLIMRX4_ENA */
+#define ARIZONA_SLIMRX4_ENA_SHIFT                     3  /* SLIMRX4_ENA */
+#define ARIZONA_SLIMRX4_ENA_WIDTH                     1  /* SLIMRX4_ENA */
+#define ARIZONA_SLIMRX3_ENA                      0x0004  /* SLIMRX3_ENA */
+#define ARIZONA_SLIMRX3_ENA_MASK                 0x0004  /* SLIMRX3_ENA */
+#define ARIZONA_SLIMRX3_ENA_SHIFT                     2  /* SLIMRX3_ENA */
+#define ARIZONA_SLIMRX3_ENA_WIDTH                     1  /* SLIMRX3_ENA */
+#define ARIZONA_SLIMRX2_ENA                      0x0002  /* SLIMRX2_ENA */
+#define ARIZONA_SLIMRX2_ENA_MASK                 0x0002  /* SLIMRX2_ENA */
+#define ARIZONA_SLIMRX2_ENA_SHIFT                     1  /* SLIMRX2_ENA */
+#define ARIZONA_SLIMRX2_ENA_WIDTH                     1  /* SLIMRX2_ENA */
+#define ARIZONA_SLIMRX1_ENA                      0x0001  /* SLIMRX1_ENA */
+#define ARIZONA_SLIMRX1_ENA_MASK                 0x0001  /* SLIMRX1_ENA */
+#define ARIZONA_SLIMRX1_ENA_SHIFT                     0  /* SLIMRX1_ENA */
+#define ARIZONA_SLIMRX1_ENA_WIDTH                     1  /* SLIMRX1_ENA */
+
+/*
+ * R1526 (0x5F6) - SLIMbus TX Channel Enable
+ */
+#define ARIZONA_SLIMTX8_ENA                      0x0080  /* SLIMTX8_ENA */
+#define ARIZONA_SLIMTX8_ENA_MASK                 0x0080  /* SLIMTX8_ENA */
+#define ARIZONA_SLIMTX8_ENA_SHIFT                     7  /* SLIMTX8_ENA */
+#define ARIZONA_SLIMTX8_ENA_WIDTH                     1  /* SLIMTX8_ENA */
+#define ARIZONA_SLIMTX7_ENA                      0x0040  /* SLIMTX7_ENA */
+#define ARIZONA_SLIMTX7_ENA_MASK                 0x0040  /* SLIMTX7_ENA */
+#define ARIZONA_SLIMTX7_ENA_SHIFT                     6  /* SLIMTX7_ENA */
+#define ARIZONA_SLIMTX7_ENA_WIDTH                     1  /* SLIMTX7_ENA */
+#define ARIZONA_SLIMTX6_ENA                      0x0020  /* SLIMTX6_ENA */
+#define ARIZONA_SLIMTX6_ENA_MASK                 0x0020  /* SLIMTX6_ENA */
+#define ARIZONA_SLIMTX6_ENA_SHIFT                     5  /* SLIMTX6_ENA */
+#define ARIZONA_SLIMTX6_ENA_WIDTH                     1  /* SLIMTX6_ENA */
+#define ARIZONA_SLIMTX5_ENA                      0x0010  /* SLIMTX5_ENA */
+#define ARIZONA_SLIMTX5_ENA_MASK                 0x0010  /* SLIMTX5_ENA */
+#define ARIZONA_SLIMTX5_ENA_SHIFT                     4  /* SLIMTX5_ENA */
+#define ARIZONA_SLIMTX5_ENA_WIDTH                     1  /* SLIMTX5_ENA */
+#define ARIZONA_SLIMTX4_ENA                      0x0008  /* SLIMTX4_ENA */
+#define ARIZONA_SLIMTX4_ENA_MASK                 0x0008  /* SLIMTX4_ENA */
+#define ARIZONA_SLIMTX4_ENA_SHIFT                     3  /* SLIMTX4_ENA */
+#define ARIZONA_SLIMTX4_ENA_WIDTH                     1  /* SLIMTX4_ENA */
+#define ARIZONA_SLIMTX3_ENA                      0x0004  /* SLIMTX3_ENA */
+#define ARIZONA_SLIMTX3_ENA_MASK                 0x0004  /* SLIMTX3_ENA */
+#define ARIZONA_SLIMTX3_ENA_SHIFT                     2  /* SLIMTX3_ENA */
+#define ARIZONA_SLIMTX3_ENA_WIDTH                     1  /* SLIMTX3_ENA */
+#define ARIZONA_SLIMTX2_ENA                      0x0002  /* SLIMTX2_ENA */
+#define ARIZONA_SLIMTX2_ENA_MASK                 0x0002  /* SLIMTX2_ENA */
+#define ARIZONA_SLIMTX2_ENA_SHIFT                     1  /* SLIMTX2_ENA */
+#define ARIZONA_SLIMTX2_ENA_WIDTH                     1  /* SLIMTX2_ENA */
+#define ARIZONA_SLIMTX1_ENA                      0x0001  /* SLIMTX1_ENA */
+#define ARIZONA_SLIMTX1_ENA_MASK                 0x0001  /* SLIMTX1_ENA */
+#define ARIZONA_SLIMTX1_ENA_SHIFT                     0  /* SLIMTX1_ENA */
+#define ARIZONA_SLIMTX1_ENA_WIDTH                     1  /* SLIMTX1_ENA */
+
+/*
+ * R1527 (0x5F7) - SLIMbus RX Port Status
+ */
+#define ARIZONA_SLIMRX8_PORT_STS                 0x0080  /* SLIMRX8_PORT_STS */
+#define ARIZONA_SLIMRX8_PORT_STS_MASK            0x0080  /* SLIMRX8_PORT_STS */
+#define ARIZONA_SLIMRX8_PORT_STS_SHIFT                7  /* SLIMRX8_PORT_STS */
+#define ARIZONA_SLIMRX8_PORT_STS_WIDTH                1  /* SLIMRX8_PORT_STS */
+#define ARIZONA_SLIMRX7_PORT_STS                 0x0040  /* SLIMRX7_PORT_STS */
+#define ARIZONA_SLIMRX7_PORT_STS_MASK            0x0040  /* SLIMRX7_PORT_STS */
+#define ARIZONA_SLIMRX7_PORT_STS_SHIFT                6  /* SLIMRX7_PORT_STS */
+#define ARIZONA_SLIMRX7_PORT_STS_WIDTH                1  /* SLIMRX7_PORT_STS */
+#define ARIZONA_SLIMRX6_PORT_STS                 0x0020  /* SLIMRX6_PORT_STS */
+#define ARIZONA_SLIMRX6_PORT_STS_MASK            0x0020  /* SLIMRX6_PORT_STS */
+#define ARIZONA_SLIMRX6_PORT_STS_SHIFT                5  /* SLIMRX6_PORT_STS */
+#define ARIZONA_SLIMRX6_PORT_STS_WIDTH                1  /* SLIMRX6_PORT_STS */
+#define ARIZONA_SLIMRX5_PORT_STS                 0x0010  /* SLIMRX5_PORT_STS */
+#define ARIZONA_SLIMRX5_PORT_STS_MASK            0x0010  /* SLIMRX5_PORT_STS */
+#define ARIZONA_SLIMRX5_PORT_STS_SHIFT                4  /* SLIMRX5_PORT_STS */
+#define ARIZONA_SLIMRX5_PORT_STS_WIDTH                1  /* SLIMRX5_PORT_STS */
+#define ARIZONA_SLIMRX4_PORT_STS                 0x0008  /* SLIMRX4_PORT_STS */
+#define ARIZONA_SLIMRX4_PORT_STS_MASK            0x0008  /* SLIMRX4_PORT_STS */
+#define ARIZONA_SLIMRX4_PORT_STS_SHIFT                3  /* SLIMRX4_PORT_STS */
+#define ARIZONA_SLIMRX4_PORT_STS_WIDTH                1  /* SLIMRX4_PORT_STS */
+#define ARIZONA_SLIMRX3_PORT_STS                 0x0004  /* SLIMRX3_PORT_STS */
+#define ARIZONA_SLIMRX3_PORT_STS_MASK            0x0004  /* SLIMRX3_PORT_STS */
+#define ARIZONA_SLIMRX3_PORT_STS_SHIFT                2  /* SLIMRX3_PORT_STS */
+#define ARIZONA_SLIMRX3_PORT_STS_WIDTH                1  /* SLIMRX3_PORT_STS */
+#define ARIZONA_SLIMRX2_PORT_STS                 0x0002  /* SLIMRX2_PORT_STS */
+#define ARIZONA_SLIMRX2_PORT_STS_MASK            0x0002  /* SLIMRX2_PORT_STS */
+#define ARIZONA_SLIMRX2_PORT_STS_SHIFT                1  /* SLIMRX2_PORT_STS */
+#define ARIZONA_SLIMRX2_PORT_STS_WIDTH                1  /* SLIMRX2_PORT_STS */
+#define ARIZONA_SLIMRX1_PORT_STS                 0x0001  /* SLIMRX1_PORT_STS */
+#define ARIZONA_SLIMRX1_PORT_STS_MASK            0x0001  /* SLIMRX1_PORT_STS */
+#define ARIZONA_SLIMRX1_PORT_STS_SHIFT                0  /* SLIMRX1_PORT_STS */
+#define ARIZONA_SLIMRX1_PORT_STS_WIDTH                1  /* SLIMRX1_PORT_STS */
+
+/*
+ * R1528 (0x5F8) - SLIMbus TX Port Status
+ */
+#define ARIZONA_SLIMTX8_PORT_STS                 0x0080  /* SLIMTX8_PORT_STS */
+#define ARIZONA_SLIMTX8_PORT_STS_MASK            0x0080  /* SLIMTX8_PORT_STS */
+#define ARIZONA_SLIMTX8_PORT_STS_SHIFT                7  /* SLIMTX8_PORT_STS */
+#define ARIZONA_SLIMTX8_PORT_STS_WIDTH                1  /* SLIMTX8_PORT_STS */
+#define ARIZONA_SLIMTX7_PORT_STS                 0x0040  /* SLIMTX7_PORT_STS */
+#define ARIZONA_SLIMTX7_PORT_STS_MASK            0x0040  /* SLIMTX7_PORT_STS */
+#define ARIZONA_SLIMTX7_PORT_STS_SHIFT                6  /* SLIMTX7_PORT_STS */
+#define ARIZONA_SLIMTX7_PORT_STS_WIDTH                1  /* SLIMTX7_PORT_STS */
+#define ARIZONA_SLIMTX6_PORT_STS                 0x0020  /* SLIMTX6_PORT_STS */
+#define ARIZONA_SLIMTX6_PORT_STS_MASK            0x0020  /* SLIMTX6_PORT_STS */
+#define ARIZONA_SLIMTX6_PORT_STS_SHIFT                5  /* SLIMTX6_PORT_STS */
+#define ARIZONA_SLIMTX6_PORT_STS_WIDTH                1  /* SLIMTX6_PORT_STS */
+#define ARIZONA_SLIMTX5_PORT_STS                 0x0010  /* SLIMTX5_PORT_STS */
+#define ARIZONA_SLIMTX5_PORT_STS_MASK            0x0010  /* SLIMTX5_PORT_STS */
+#define ARIZONA_SLIMTX5_PORT_STS_SHIFT                4  /* SLIMTX5_PORT_STS */
+#define ARIZONA_SLIMTX5_PORT_STS_WIDTH                1  /* SLIMTX5_PORT_STS */
+#define ARIZONA_SLIMTX4_PORT_STS                 0x0008  /* SLIMTX4_PORT_STS */
+#define ARIZONA_SLIMTX4_PORT_STS_MASK            0x0008  /* SLIMTX4_PORT_STS */
+#define ARIZONA_SLIMTX4_PORT_STS_SHIFT                3  /* SLIMTX4_PORT_STS */
+#define ARIZONA_SLIMTX4_PORT_STS_WIDTH                1  /* SLIMTX4_PORT_STS */
+#define ARIZONA_SLIMTX3_PORT_STS                 0x0004  /* SLIMTX3_PORT_STS */
+#define ARIZONA_SLIMTX3_PORT_STS_MASK            0x0004  /* SLIMTX3_PORT_STS */
+#define ARIZONA_SLIMTX3_PORT_STS_SHIFT                2  /* SLIMTX3_PORT_STS */
+#define ARIZONA_SLIMTX3_PORT_STS_WIDTH                1  /* SLIMTX3_PORT_STS */
+#define ARIZONA_SLIMTX2_PORT_STS                 0x0002  /* SLIMTX2_PORT_STS */
+#define ARIZONA_SLIMTX2_PORT_STS_MASK            0x0002  /* SLIMTX2_PORT_STS */
+#define ARIZONA_SLIMTX2_PORT_STS_SHIFT                1  /* SLIMTX2_PORT_STS */
+#define ARIZONA_SLIMTX2_PORT_STS_WIDTH                1  /* SLIMTX2_PORT_STS */
+#define ARIZONA_SLIMTX1_PORT_STS                 0x0001  /* SLIMTX1_PORT_STS */
+#define ARIZONA_SLIMTX1_PORT_STS_MASK            0x0001  /* SLIMTX1_PORT_STS */
+#define ARIZONA_SLIMTX1_PORT_STS_SHIFT                0  /* SLIMTX1_PORT_STS */
+#define ARIZONA_SLIMTX1_PORT_STS_WIDTH                1  /* SLIMTX1_PORT_STS */
+
+/*
+ * R3087 (0xC0F) - IRQ CTRL 1
+ */
+#define ARIZONA_IRQ_POL                          0x0400  /* IRQ_POL */
+#define ARIZONA_IRQ_POL_MASK                     0x0400  /* IRQ_POL */
+#define ARIZONA_IRQ_POL_SHIFT                        10  /* IRQ_POL */
+#define ARIZONA_IRQ_POL_WIDTH                         1  /* IRQ_POL */
+#define ARIZONA_IRQ_OP_CFG                       0x0200  /* IRQ_OP_CFG */
+#define ARIZONA_IRQ_OP_CFG_MASK                  0x0200  /* IRQ_OP_CFG */
+#define ARIZONA_IRQ_OP_CFG_SHIFT                      9  /* IRQ_OP_CFG */
+#define ARIZONA_IRQ_OP_CFG_WIDTH                      1  /* IRQ_OP_CFG */
+
+/*
+ * R3088 (0xC10) - GPIO Debounce Config
+ */
+#define ARIZONA_GP_DBTIME_MASK                   0xF000  /* GP_DBTIME - [15:12] */
+#define ARIZONA_GP_DBTIME_SHIFT                      12  /* GP_DBTIME - [15:12] */
+#define ARIZONA_GP_DBTIME_WIDTH                       4  /* GP_DBTIME - [15:12] */
+
+/*
+ * R3104 (0xC20) - Misc Pad Ctrl 1
+ */
+#define ARIZONA_LDO1ENA_PD                       0x8000  /* LDO1ENA_PD */
+#define ARIZONA_LDO1ENA_PD_MASK                  0x8000  /* LDO1ENA_PD */
+#define ARIZONA_LDO1ENA_PD_SHIFT                     15  /* LDO1ENA_PD */
+#define ARIZONA_LDO1ENA_PD_WIDTH                      1  /* LDO1ENA_PD */
+#define ARIZONA_MCLK2_PD                         0x2000  /* MCLK2_PD */
+#define ARIZONA_MCLK2_PD_MASK                    0x2000  /* MCLK2_PD */
+#define ARIZONA_MCLK2_PD_SHIFT                       13  /* MCLK2_PD */
+#define ARIZONA_MCLK2_PD_WIDTH                        1  /* MCLK2_PD */
+#define ARIZONA_RSTB_PU                          0x0002  /* RSTB_PU */
+#define ARIZONA_RSTB_PU_MASK                     0x0002  /* RSTB_PU */
+#define ARIZONA_RSTB_PU_SHIFT                         1  /* RSTB_PU */
+#define ARIZONA_RSTB_PU_WIDTH                         1  /* RSTB_PU */
+
+/*
+ * R3105 (0xC21) - Misc Pad Ctrl 2
+ */
+#define ARIZONA_MCLK1_PD                         0x1000  /* MCLK1_PD */
+#define ARIZONA_MCLK1_PD_MASK                    0x1000  /* MCLK1_PD */
+#define ARIZONA_MCLK1_PD_SHIFT                       12  /* MCLK1_PD */
+#define ARIZONA_MCLK1_PD_WIDTH                        1  /* MCLK1_PD */
+#define ARIZONA_MICD_PD                          0x0100  /* MICD_PD */
+#define ARIZONA_MICD_PD_MASK                     0x0100  /* MICD_PD */
+#define ARIZONA_MICD_PD_SHIFT                         8  /* MICD_PD */
+#define ARIZONA_MICD_PD_WIDTH                         1  /* MICD_PD */
+#define ARIZONA_ADDR_PD                          0x0001  /* ADDR_PD */
+#define ARIZONA_ADDR_PD_MASK                     0x0001  /* ADDR_PD */
+#define ARIZONA_ADDR_PD_SHIFT                         0  /* ADDR_PD */
+#define ARIZONA_ADDR_PD_WIDTH                         1  /* ADDR_PD */
+
+/*
+ * R3106 (0xC22) - Misc Pad Ctrl 3
+ */
+#define ARIZONA_DMICDAT4_PD                      0x0008  /* DMICDAT4_PD */
+#define ARIZONA_DMICDAT4_PD_MASK                 0x0008  /* DMICDAT4_PD */
+#define ARIZONA_DMICDAT4_PD_SHIFT                     3  /* DMICDAT4_PD */
+#define ARIZONA_DMICDAT4_PD_WIDTH                     1  /* DMICDAT4_PD */
+#define ARIZONA_DMICDAT3_PD                      0x0004  /* DMICDAT3_PD */
+#define ARIZONA_DMICDAT3_PD_MASK                 0x0004  /* DMICDAT3_PD */
+#define ARIZONA_DMICDAT3_PD_SHIFT                     2  /* DMICDAT3_PD */
+#define ARIZONA_DMICDAT3_PD_WIDTH                     1  /* DMICDAT3_PD */
+#define ARIZONA_DMICDAT2_PD                      0x0002  /* DMICDAT2_PD */
+#define ARIZONA_DMICDAT2_PD_MASK                 0x0002  /* DMICDAT2_PD */
+#define ARIZONA_DMICDAT2_PD_SHIFT                     1  /* DMICDAT2_PD */
+#define ARIZONA_DMICDAT2_PD_WIDTH                     1  /* DMICDAT2_PD */
+#define ARIZONA_DMICDAT1_PD                      0x0001  /* DMICDAT1_PD */
+#define ARIZONA_DMICDAT1_PD_MASK                 0x0001  /* DMICDAT1_PD */
+#define ARIZONA_DMICDAT1_PD_SHIFT                     0  /* DMICDAT1_PD */
+#define ARIZONA_DMICDAT1_PD_WIDTH                     1  /* DMICDAT1_PD */
+
+/*
+ * R3107 (0xC23) - Misc Pad Ctrl 4
+ */
+#define ARIZONA_AIF1RXLRCLK_PU                   0x0020  /* AIF1RXLRCLK_PU */
+#define ARIZONA_AIF1RXLRCLK_PU_MASK              0x0020  /* AIF1RXLRCLK_PU */
+#define ARIZONA_AIF1RXLRCLK_PU_SHIFT                  5  /* AIF1RXLRCLK_PU */
+#define ARIZONA_AIF1RXLRCLK_PU_WIDTH                  1  /* AIF1RXLRCLK_PU */
+#define ARIZONA_AIF1RXLRCLK_PD                   0x0010  /* AIF1RXLRCLK_PD */
+#define ARIZONA_AIF1RXLRCLK_PD_MASK              0x0010  /* AIF1RXLRCLK_PD */
+#define ARIZONA_AIF1RXLRCLK_PD_SHIFT                  4  /* AIF1RXLRCLK_PD */
+#define ARIZONA_AIF1RXLRCLK_PD_WIDTH                  1  /* AIF1RXLRCLK_PD */
+#define ARIZONA_AIF1BCLK_PU                      0x0008  /* AIF1BCLK_PU */
+#define ARIZONA_AIF1BCLK_PU_MASK                 0x0008  /* AIF1BCLK_PU */
+#define ARIZONA_AIF1BCLK_PU_SHIFT                     3  /* AIF1BCLK_PU */
+#define ARIZONA_AIF1BCLK_PU_WIDTH                     1  /* AIF1BCLK_PU */
+#define ARIZONA_AIF1BCLK_PD                      0x0004  /* AIF1BCLK_PD */
+#define ARIZONA_AIF1BCLK_PD_MASK                 0x0004  /* AIF1BCLK_PD */
+#define ARIZONA_AIF1BCLK_PD_SHIFT                     2  /* AIF1BCLK_PD */
+#define ARIZONA_AIF1BCLK_PD_WIDTH                     1  /* AIF1BCLK_PD */
+#define ARIZONA_AIF1RXDAT_PU                     0x0002  /* AIF1RXDAT_PU */
+#define ARIZONA_AIF1RXDAT_PU_MASK                0x0002  /* AIF1RXDAT_PU */
+#define ARIZONA_AIF1RXDAT_PU_SHIFT                    1  /* AIF1RXDAT_PU */
+#define ARIZONA_AIF1RXDAT_PU_WIDTH                    1  /* AIF1RXDAT_PU */
+#define ARIZONA_AIF1RXDAT_PD                     0x0001  /* AIF1RXDAT_PD */
+#define ARIZONA_AIF1RXDAT_PD_MASK                0x0001  /* AIF1RXDAT_PD */
+#define ARIZONA_AIF1RXDAT_PD_SHIFT                    0  /* AIF1RXDAT_PD */
+#define ARIZONA_AIF1RXDAT_PD_WIDTH                    1  /* AIF1RXDAT_PD */
+
+/*
+ * R3108 (0xC24) - Misc Pad Ctrl 5
+ */
+#define ARIZONA_AIF2RXLRCLK_PU                   0x0020  /* AIF2RXLRCLK_PU */
+#define ARIZONA_AIF2RXLRCLK_PU_MASK              0x0020  /* AIF2RXLRCLK_PU */
+#define ARIZONA_AIF2RXLRCLK_PU_SHIFT                  5  /* AIF2RXLRCLK_PU */
+#define ARIZONA_AIF2RXLRCLK_PU_WIDTH                  1  /* AIF2RXLRCLK_PU */
+#define ARIZONA_AIF2RXLRCLK_PD                   0x0010  /* AIF2RXLRCLK_PD */
+#define ARIZONA_AIF2RXLRCLK_PD_MASK              0x0010  /* AIF2RXLRCLK_PD */
+#define ARIZONA_AIF2RXLRCLK_PD_SHIFT                  4  /* AIF2RXLRCLK_PD */
+#define ARIZONA_AIF2RXLRCLK_PD_WIDTH                  1  /* AIF2RXLRCLK_PD */
+#define ARIZONA_AIF2BCLK_PU                      0x0008  /* AIF2BCLK_PU */
+#define ARIZONA_AIF2BCLK_PU_MASK                 0x0008  /* AIF2BCLK_PU */
+#define ARIZONA_AIF2BCLK_PU_SHIFT                     3  /* AIF2BCLK_PU */
+#define ARIZONA_AIF2BCLK_PU_WIDTH                     1  /* AIF2BCLK_PU */
+#define ARIZONA_AIF2BCLK_PD                      0x0004  /* AIF2BCLK_PD */
+#define ARIZONA_AIF2BCLK_PD_MASK                 0x0004  /* AIF2BCLK_PD */
+#define ARIZONA_AIF2BCLK_PD_SHIFT                     2  /* AIF2BCLK_PD */
+#define ARIZONA_AIF2BCLK_PD_WIDTH                     1  /* AIF2BCLK_PD */
+#define ARIZONA_AIF2RXDAT_PU                     0x0002  /* AIF2RXDAT_PU */
+#define ARIZONA_AIF2RXDAT_PU_MASK                0x0002  /* AIF2RXDAT_PU */
+#define ARIZONA_AIF2RXDAT_PU_SHIFT                    1  /* AIF2RXDAT_PU */
+#define ARIZONA_AIF2RXDAT_PU_WIDTH                    1  /* AIF2RXDAT_PU */
+#define ARIZONA_AIF2RXDAT_PD                     0x0001  /* AIF2RXDAT_PD */
+#define ARIZONA_AIF2RXDAT_PD_MASK                0x0001  /* AIF2RXDAT_PD */
+#define ARIZONA_AIF2RXDAT_PD_SHIFT                    0  /* AIF2RXDAT_PD */
+#define ARIZONA_AIF2RXDAT_PD_WIDTH                    1  /* AIF2RXDAT_PD */
+
+/*
+ * R3109 (0xC25) - Misc Pad Ctrl 6
+ */
+#define ARIZONA_AIF3RXLRCLK_PU                   0x0020  /* AIF3RXLRCLK_PU */
+#define ARIZONA_AIF3RXLRCLK_PU_MASK              0x0020  /* AIF3RXLRCLK_PU */
+#define ARIZONA_AIF3RXLRCLK_PU_SHIFT                  5  /* AIF3RXLRCLK_PU */
+#define ARIZONA_AIF3RXLRCLK_PU_WIDTH                  1  /* AIF3RXLRCLK_PU */
+#define ARIZONA_AIF3RXLRCLK_PD                   0x0010  /* AIF3RXLRCLK_PD */
+#define ARIZONA_AIF3RXLRCLK_PD_MASK              0x0010  /* AIF3RXLRCLK_PD */
+#define ARIZONA_AIF3RXLRCLK_PD_SHIFT                  4  /* AIF3RXLRCLK_PD */
+#define ARIZONA_AIF3RXLRCLK_PD_WIDTH                  1  /* AIF3RXLRCLK_PD */
+#define ARIZONA_AIF3BCLK_PU                      0x0008  /* AIF3BCLK_PU */
+#define ARIZONA_AIF3BCLK_PU_MASK                 0x0008  /* AIF3BCLK_PU */
+#define ARIZONA_AIF3BCLK_PU_SHIFT                     3  /* AIF3BCLK_PU */
+#define ARIZONA_AIF3BCLK_PU_WIDTH                     1  /* AIF3BCLK_PU */
+#define ARIZONA_AIF3BCLK_PD                      0x0004  /* AIF3BCLK_PD */
+#define ARIZONA_AIF3BCLK_PD_MASK                 0x0004  /* AIF3BCLK_PD */
+#define ARIZONA_AIF3BCLK_PD_SHIFT                     2  /* AIF3BCLK_PD */
+#define ARIZONA_AIF3BCLK_PD_WIDTH                     1  /* AIF3BCLK_PD */
+#define ARIZONA_AIF3RXDAT_PU                     0x0002  /* AIF3RXDAT_PU */
+#define ARIZONA_AIF3RXDAT_PU_MASK                0x0002  /* AIF3RXDAT_PU */
+#define ARIZONA_AIF3RXDAT_PU_SHIFT                    1  /* AIF3RXDAT_PU */
+#define ARIZONA_AIF3RXDAT_PU_WIDTH                    1  /* AIF3RXDAT_PU */
+#define ARIZONA_AIF3RXDAT_PD                     0x0001  /* AIF3RXDAT_PD */
+#define ARIZONA_AIF3RXDAT_PD_MASK                0x0001  /* AIF3RXDAT_PD */
+#define ARIZONA_AIF3RXDAT_PD_SHIFT                    0  /* AIF3RXDAT_PD */
+#define ARIZONA_AIF3RXDAT_PD_WIDTH                    1  /* AIF3RXDAT_PD */
+
+/*
+ * R3328 (0xD00) - Interrupt Status 1
+ */
+#define ARIZONA_GP4_EINT1                        0x0008  /* GP4_EINT1 */
+#define ARIZONA_GP4_EINT1_MASK                   0x0008  /* GP4_EINT1 */
+#define ARIZONA_GP4_EINT1_SHIFT                       3  /* GP4_EINT1 */
+#define ARIZONA_GP4_EINT1_WIDTH                       1  /* GP4_EINT1 */
+#define ARIZONA_GP3_EINT1                        0x0004  /* GP3_EINT1 */
+#define ARIZONA_GP3_EINT1_MASK                   0x0004  /* GP3_EINT1 */
+#define ARIZONA_GP3_EINT1_SHIFT                       2  /* GP3_EINT1 */
+#define ARIZONA_GP3_EINT1_WIDTH                       1  /* GP3_EINT1 */
+#define ARIZONA_GP2_EINT1                        0x0002  /* GP2_EINT1 */
+#define ARIZONA_GP2_EINT1_MASK                   0x0002  /* GP2_EINT1 */
+#define ARIZONA_GP2_EINT1_SHIFT                       1  /* GP2_EINT1 */
+#define ARIZONA_GP2_EINT1_WIDTH                       1  /* GP2_EINT1 */
+#define ARIZONA_GP1_EINT1                        0x0001  /* GP1_EINT1 */
+#define ARIZONA_GP1_EINT1_MASK                   0x0001  /* GP1_EINT1 */
+#define ARIZONA_GP1_EINT1_SHIFT                       0  /* GP1_EINT1 */
+#define ARIZONA_GP1_EINT1_WIDTH                       1  /* GP1_EINT1 */
+
+/*
+ * R3329 (0xD01) - Interrupt Status 2
+ */
+#define ARIZONA_DSP4_RAM_RDY_EINT1               0x0800  /* DSP4_RAM_RDY_EINT1 */
+#define ARIZONA_DSP4_RAM_RDY_EINT1_MASK          0x0800  /* DSP4_RAM_RDY_EINT1 */
+#define ARIZONA_DSP4_RAM_RDY_EINT1_SHIFT             11  /* DSP4_RAM_RDY_EINT1 */
+#define ARIZONA_DSP4_RAM_RDY_EINT1_WIDTH              1  /* DSP4_RAM_RDY_EINT1 */
+#define ARIZONA_DSP3_RAM_RDY_EINT1               0x0400  /* DSP3_RAM_RDY_EINT1 */
+#define ARIZONA_DSP3_RAM_RDY_EINT1_MASK          0x0400  /* DSP3_RAM_RDY_EINT1 */
+#define ARIZONA_DSP3_RAM_RDY_EINT1_SHIFT             10  /* DSP3_RAM_RDY_EINT1 */
+#define ARIZONA_DSP3_RAM_RDY_EINT1_WIDTH              1  /* DSP3_RAM_RDY_EINT1 */
+#define ARIZONA_DSP2_RAM_RDY_EINT1               0x0200  /* DSP2_RAM_RDY_EINT1 */
+#define ARIZONA_DSP2_RAM_RDY_EINT1_MASK          0x0200  /* DSP2_RAM_RDY_EINT1 */
+#define ARIZONA_DSP2_RAM_RDY_EINT1_SHIFT              9  /* DSP2_RAM_RDY_EINT1 */
+#define ARIZONA_DSP2_RAM_RDY_EINT1_WIDTH              1  /* DSP2_RAM_RDY_EINT1 */
+#define ARIZONA_DSP1_RAM_RDY_EINT1               0x0100  /* DSP1_RAM_RDY_EINT1 */
+#define ARIZONA_DSP1_RAM_RDY_EINT1_MASK          0x0100  /* DSP1_RAM_RDY_EINT1 */
+#define ARIZONA_DSP1_RAM_RDY_EINT1_SHIFT              8  /* DSP1_RAM_RDY_EINT1 */
+#define ARIZONA_DSP1_RAM_RDY_EINT1_WIDTH              1  /* DSP1_RAM_RDY_EINT1 */
+#define ARIZONA_DSP_IRQ8_EINT1                   0x0080  /* DSP_IRQ8_EINT1 */
+#define ARIZONA_DSP_IRQ8_EINT1_MASK              0x0080  /* DSP_IRQ8_EINT1 */
+#define ARIZONA_DSP_IRQ8_EINT1_SHIFT                  7  /* DSP_IRQ8_EINT1 */
+#define ARIZONA_DSP_IRQ8_EINT1_WIDTH                  1  /* DSP_IRQ8_EINT1 */
+#define ARIZONA_DSP_IRQ7_EINT1                   0x0040  /* DSP_IRQ7_EINT1 */
+#define ARIZONA_DSP_IRQ7_EINT1_MASK              0x0040  /* DSP_IRQ7_EINT1 */
+#define ARIZONA_DSP_IRQ7_EINT1_SHIFT                  6  /* DSP_IRQ7_EINT1 */
+#define ARIZONA_DSP_IRQ7_EINT1_WIDTH                  1  /* DSP_IRQ7_EINT1 */
+#define ARIZONA_DSP_IRQ6_EINT1                   0x0020  /* DSP_IRQ6_EINT1 */
+#define ARIZONA_DSP_IRQ6_EINT1_MASK              0x0020  /* DSP_IRQ6_EINT1 */
+#define ARIZONA_DSP_IRQ6_EINT1_SHIFT                  5  /* DSP_IRQ6_EINT1 */
+#define ARIZONA_DSP_IRQ6_EINT1_WIDTH                  1  /* DSP_IRQ6_EINT1 */
+#define ARIZONA_DSP_IRQ5_EINT1                   0x0010  /* DSP_IRQ5_EINT1 */
+#define ARIZONA_DSP_IRQ5_EINT1_MASK              0x0010  /* DSP_IRQ5_EINT1 */
+#define ARIZONA_DSP_IRQ5_EINT1_SHIFT                  4  /* DSP_IRQ5_EINT1 */
+#define ARIZONA_DSP_IRQ5_EINT1_WIDTH                  1  /* DSP_IRQ5_EINT1 */
+#define ARIZONA_DSP_IRQ4_EINT1                   0x0008  /* DSP_IRQ4_EINT1 */
+#define ARIZONA_DSP_IRQ4_EINT1_MASK              0x0008  /* DSP_IRQ4_EINT1 */
+#define ARIZONA_DSP_IRQ4_EINT1_SHIFT                  3  /* DSP_IRQ4_EINT1 */
+#define ARIZONA_DSP_IRQ4_EINT1_WIDTH                  1  /* DSP_IRQ4_EINT1 */
+#define ARIZONA_DSP_IRQ3_EINT1                   0x0004  /* DSP_IRQ3_EINT1 */
+#define ARIZONA_DSP_IRQ3_EINT1_MASK              0x0004  /* DSP_IRQ3_EINT1 */
+#define ARIZONA_DSP_IRQ3_EINT1_SHIFT                  2  /* DSP_IRQ3_EINT1 */
+#define ARIZONA_DSP_IRQ3_EINT1_WIDTH                  1  /* DSP_IRQ3_EINT1 */
+#define ARIZONA_DSP_IRQ2_EINT1                   0x0002  /* DSP_IRQ2_EINT1 */
+#define ARIZONA_DSP_IRQ2_EINT1_MASK              0x0002  /* DSP_IRQ2_EINT1 */
+#define ARIZONA_DSP_IRQ2_EINT1_SHIFT                  1  /* DSP_IRQ2_EINT1 */
+#define ARIZONA_DSP_IRQ2_EINT1_WIDTH                  1  /* DSP_IRQ2_EINT1 */
+#define ARIZONA_DSP_IRQ1_EINT1                   0x0001  /* DSP_IRQ1_EINT1 */
+#define ARIZONA_DSP_IRQ1_EINT1_MASK              0x0001  /* DSP_IRQ1_EINT1 */
+#define ARIZONA_DSP_IRQ1_EINT1_SHIFT                  0  /* DSP_IRQ1_EINT1 */
+#define ARIZONA_DSP_IRQ1_EINT1_WIDTH                  1  /* DSP_IRQ1_EINT1 */
+
+/*
+ * R3330 (0xD02) - Interrupt Status 3
+ */
+#define ARIZONA_SPK_SHUTDOWN_WARN_EINT1          0x8000  /* SPK_SHUTDOWN_WARN_EINT1 */
+#define ARIZONA_SPK_SHUTDOWN_WARN_EINT1_MASK     0x8000  /* SPK_SHUTDOWN_WARN_EINT1 */
+#define ARIZONA_SPK_SHUTDOWN_WARN_EINT1_SHIFT        15  /* SPK_SHUTDOWN_WARN_EINT1 */
+#define ARIZONA_SPK_SHUTDOWN_WARN_EINT1_WIDTH         1  /* SPK_SHUTDOWN_WARN_EINT1 */
+#define ARIZONA_SPK_SHUTDOWN_EINT1               0x4000  /* SPK_SHUTDOWN_EINT1 */
+#define ARIZONA_SPK_SHUTDOWN_EINT1_MASK          0x4000  /* SPK_SHUTDOWN_EINT1 */
+#define ARIZONA_SPK_SHUTDOWN_EINT1_SHIFT             14  /* SPK_SHUTDOWN_EINT1 */
+#define ARIZONA_SPK_SHUTDOWN_EINT1_WIDTH              1  /* SPK_SHUTDOWN_EINT1 */
+#define ARIZONA_HPDET_EINT1                      0x2000  /* HPDET_EINT1 */
+#define ARIZONA_HPDET_EINT1_MASK                 0x2000  /* HPDET_EINT1 */
+#define ARIZONA_HPDET_EINT1_SHIFT                    13  /* HPDET_EINT1 */
+#define ARIZONA_HPDET_EINT1_WIDTH                     1  /* HPDET_EINT1 */
+#define ARIZONA_MICDET_EINT1                     0x1000  /* MICDET_EINT1 */
+#define ARIZONA_MICDET_EINT1_MASK                0x1000  /* MICDET_EINT1 */
+#define ARIZONA_MICDET_EINT1_SHIFT                   12  /* MICDET_EINT1 */
+#define ARIZONA_MICDET_EINT1_WIDTH                    1  /* MICDET_EINT1 */
+#define ARIZONA_WSEQ_DONE_EINT1                  0x0800  /* WSEQ_DONE_EINT1 */
+#define ARIZONA_WSEQ_DONE_EINT1_MASK             0x0800  /* WSEQ_DONE_EINT1 */
+#define ARIZONA_WSEQ_DONE_EINT1_SHIFT                11  /* WSEQ_DONE_EINT1 */
+#define ARIZONA_WSEQ_DONE_EINT1_WIDTH                 1  /* WSEQ_DONE_EINT1 */
+#define ARIZONA_DRC2_SIG_DET_EINT1               0x0400  /* DRC2_SIG_DET_EINT1 */
+#define ARIZONA_DRC2_SIG_DET_EINT1_MASK          0x0400  /* DRC2_SIG_DET_EINT1 */
+#define ARIZONA_DRC2_SIG_DET_EINT1_SHIFT             10  /* DRC2_SIG_DET_EINT1 */
+#define ARIZONA_DRC2_SIG_DET_EINT1_WIDTH              1  /* DRC2_SIG_DET_EINT1 */
+#define ARIZONA_DRC1_SIG_DET_EINT1               0x0200  /* DRC1_SIG_DET_EINT1 */
+#define ARIZONA_DRC1_SIG_DET_EINT1_MASK          0x0200  /* DRC1_SIG_DET_EINT1 */
+#define ARIZONA_DRC1_SIG_DET_EINT1_SHIFT              9  /* DRC1_SIG_DET_EINT1 */
+#define ARIZONA_DRC1_SIG_DET_EINT1_WIDTH              1  /* DRC1_SIG_DET_EINT1 */
+#define ARIZONA_ASRC2_LOCK_EINT1                 0x0100  /* ASRC2_LOCK_EINT1 */
+#define ARIZONA_ASRC2_LOCK_EINT1_MASK            0x0100  /* ASRC2_LOCK_EINT1 */
+#define ARIZONA_ASRC2_LOCK_EINT1_SHIFT                8  /* ASRC2_LOCK_EINT1 */
+#define ARIZONA_ASRC2_LOCK_EINT1_WIDTH                1  /* ASRC2_LOCK_EINT1 */
+#define ARIZONA_ASRC1_LOCK_EINT1                 0x0080  /* ASRC1_LOCK_EINT1 */
+#define ARIZONA_ASRC1_LOCK_EINT1_MASK            0x0080  /* ASRC1_LOCK_EINT1 */
+#define ARIZONA_ASRC1_LOCK_EINT1_SHIFT                7  /* ASRC1_LOCK_EINT1 */
+#define ARIZONA_ASRC1_LOCK_EINT1_WIDTH                1  /* ASRC1_LOCK_EINT1 */
+#define ARIZONA_UNDERCLOCKED_EINT1               0x0040  /* UNDERCLOCKED_EINT1 */
+#define ARIZONA_UNDERCLOCKED_EINT1_MASK          0x0040  /* UNDERCLOCKED_EINT1 */
+#define ARIZONA_UNDERCLOCKED_EINT1_SHIFT              6  /* UNDERCLOCKED_EINT1 */
+#define ARIZONA_UNDERCLOCKED_EINT1_WIDTH              1  /* UNDERCLOCKED_EINT1 */
+#define ARIZONA_OVERCLOCKED_EINT1                0x0020  /* OVERCLOCKED_EINT1 */
+#define ARIZONA_OVERCLOCKED_EINT1_MASK           0x0020  /* OVERCLOCKED_EINT1 */
+#define ARIZONA_OVERCLOCKED_EINT1_SHIFT               5  /* OVERCLOCKED_EINT1 */
+#define ARIZONA_OVERCLOCKED_EINT1_WIDTH               1  /* OVERCLOCKED_EINT1 */
+#define ARIZONA_FLL2_LOCK_EINT1                  0x0008  /* FLL2_LOCK_EINT1 */
+#define ARIZONA_FLL2_LOCK_EINT1_MASK             0x0008  /* FLL2_LOCK_EINT1 */
+#define ARIZONA_FLL2_LOCK_EINT1_SHIFT                 3  /* FLL2_LOCK_EINT1 */
+#define ARIZONA_FLL2_LOCK_EINT1_WIDTH                 1  /* FLL2_LOCK_EINT1 */
+#define ARIZONA_FLL1_LOCK_EINT1                  0x0004  /* FLL1_LOCK_EINT1 */
+#define ARIZONA_FLL1_LOCK_EINT1_MASK             0x0004  /* FLL1_LOCK_EINT1 */
+#define ARIZONA_FLL1_LOCK_EINT1_SHIFT                 2  /* FLL1_LOCK_EINT1 */
+#define ARIZONA_FLL1_LOCK_EINT1_WIDTH                 1  /* FLL1_LOCK_EINT1 */
+#define ARIZONA_CLKGEN_ERR_EINT1                 0x0002  /* CLKGEN_ERR_EINT1 */
+#define ARIZONA_CLKGEN_ERR_EINT1_MASK            0x0002  /* CLKGEN_ERR_EINT1 */
+#define ARIZONA_CLKGEN_ERR_EINT1_SHIFT                1  /* CLKGEN_ERR_EINT1 */
+#define ARIZONA_CLKGEN_ERR_EINT1_WIDTH                1  /* CLKGEN_ERR_EINT1 */
+#define ARIZONA_CLKGEN_ERR_ASYNC_EINT1           0x0001  /* CLKGEN_ERR_ASYNC_EINT1 */
+#define ARIZONA_CLKGEN_ERR_ASYNC_EINT1_MASK      0x0001  /* CLKGEN_ERR_ASYNC_EINT1 */
+#define ARIZONA_CLKGEN_ERR_ASYNC_EINT1_SHIFT          0  /* CLKGEN_ERR_ASYNC_EINT1 */
+#define ARIZONA_CLKGEN_ERR_ASYNC_EINT1_WIDTH          1  /* CLKGEN_ERR_ASYNC_EINT1 */
+
+/*
+ * R3331 (0xD03) - Interrupt Status 4
+ */
+#define ARIZONA_ASRC_CFG_ERR_EINT1               0x8000  /* ASRC_CFG_ERR_EINT1 */
+#define ARIZONA_ASRC_CFG_ERR_EINT1_MASK          0x8000  /* ASRC_CFG_ERR_EINT1 */
+#define ARIZONA_ASRC_CFG_ERR_EINT1_SHIFT             15  /* ASRC_CFG_ERR_EINT1 */
+#define ARIZONA_ASRC_CFG_ERR_EINT1_WIDTH              1  /* ASRC_CFG_ERR_EINT1 */
+#define ARIZONA_AIF3_ERR_EINT1                   0x4000  /* AIF3_ERR_EINT1 */
+#define ARIZONA_AIF3_ERR_EINT1_MASK              0x4000  /* AIF3_ERR_EINT1 */
+#define ARIZONA_AIF3_ERR_EINT1_SHIFT                 14  /* AIF3_ERR_EINT1 */
+#define ARIZONA_AIF3_ERR_EINT1_WIDTH                  1  /* AIF3_ERR_EINT1 */
+#define ARIZONA_AIF2_ERR_EINT1                   0x2000  /* AIF2_ERR_EINT1 */
+#define ARIZONA_AIF2_ERR_EINT1_MASK              0x2000  /* AIF2_ERR_EINT1 */
+#define ARIZONA_AIF2_ERR_EINT1_SHIFT                 13  /* AIF2_ERR_EINT1 */
+#define ARIZONA_AIF2_ERR_EINT1_WIDTH                  1  /* AIF2_ERR_EINT1 */
+#define ARIZONA_AIF1_ERR_EINT1                   0x1000  /* AIF1_ERR_EINT1 */
+#define ARIZONA_AIF1_ERR_EINT1_MASK              0x1000  /* AIF1_ERR_EINT1 */
+#define ARIZONA_AIF1_ERR_EINT1_SHIFT                 12  /* AIF1_ERR_EINT1 */
+#define ARIZONA_AIF1_ERR_EINT1_WIDTH                  1  /* AIF1_ERR_EINT1 */
+#define ARIZONA_CTRLIF_ERR_EINT1                 0x0800  /* CTRLIF_ERR_EINT1 */
+#define ARIZONA_CTRLIF_ERR_EINT1_MASK            0x0800  /* CTRLIF_ERR_EINT1 */
+#define ARIZONA_CTRLIF_ERR_EINT1_SHIFT               11  /* CTRLIF_ERR_EINT1 */
+#define ARIZONA_CTRLIF_ERR_EINT1_WIDTH                1  /* CTRLIF_ERR_EINT1 */
+#define ARIZONA_MIXER_DROPPED_SAMPLE_EINT1       0x0400  /* MIXER_DROPPED_SAMPLE_EINT1 */
+#define ARIZONA_MIXER_DROPPED_SAMPLE_EINT1_MASK  0x0400  /* MIXER_DROPPED_SAMPLE_EINT1 */
+#define ARIZONA_MIXER_DROPPED_SAMPLE_EINT1_SHIFT     10  /* MIXER_DROPPED_SAMPLE_EINT1 */
+#define ARIZONA_MIXER_DROPPED_SAMPLE_EINT1_WIDTH      1  /* MIXER_DROPPED_SAMPLE_EINT1 */
+#define ARIZONA_ASYNC_CLK_ENA_LOW_EINT1          0x0200  /* ASYNC_CLK_ENA_LOW_EINT1 */
+#define ARIZONA_ASYNC_CLK_ENA_LOW_EINT1_MASK     0x0200  /* ASYNC_CLK_ENA_LOW_EINT1 */
+#define ARIZONA_ASYNC_CLK_ENA_LOW_EINT1_SHIFT         9  /* ASYNC_CLK_ENA_LOW_EINT1 */
+#define ARIZONA_ASYNC_CLK_ENA_LOW_EINT1_WIDTH         1  /* ASYNC_CLK_ENA_LOW_EINT1 */
+#define ARIZONA_SYSCLK_ENA_LOW_EINT1             0x0100  /* SYSCLK_ENA_LOW_EINT1 */
+#define ARIZONA_SYSCLK_ENA_LOW_EINT1_MASK        0x0100  /* SYSCLK_ENA_LOW_EINT1 */
+#define ARIZONA_SYSCLK_ENA_LOW_EINT1_SHIFT            8  /* SYSCLK_ENA_LOW_EINT1 */
+#define ARIZONA_SYSCLK_ENA_LOW_EINT1_WIDTH            1  /* SYSCLK_ENA_LOW_EINT1 */
+#define ARIZONA_ISRC1_CFG_ERR_EINT1              0x0080  /* ISRC1_CFG_ERR_EINT1 */
+#define ARIZONA_ISRC1_CFG_ERR_EINT1_MASK         0x0080  /* ISRC1_CFG_ERR_EINT1 */
+#define ARIZONA_ISRC1_CFG_ERR_EINT1_SHIFT             7  /* ISRC1_CFG_ERR_EINT1 */
+#define ARIZONA_ISRC1_CFG_ERR_EINT1_WIDTH             1  /* ISRC1_CFG_ERR_EINT1 */
+#define ARIZONA_ISRC2_CFG_ERR_EINT1              0x0040  /* ISRC2_CFG_ERR_EINT1 */
+#define ARIZONA_ISRC2_CFG_ERR_EINT1_MASK         0x0040  /* ISRC2_CFG_ERR_EINT1 */
+#define ARIZONA_ISRC2_CFG_ERR_EINT1_SHIFT             6  /* ISRC2_CFG_ERR_EINT1 */
+#define ARIZONA_ISRC2_CFG_ERR_EINT1_WIDTH             1  /* ISRC2_CFG_ERR_EINT1 */
+
+/*
+ * R3332 (0xD04) - Interrupt Status 5
+ */
+#define ARIZONA_BOOT_DONE_EINT1                  0x0100  /* BOOT_DONE_EINT1 */
+#define ARIZONA_BOOT_DONE_EINT1_MASK             0x0100  /* BOOT_DONE_EINT1 */
+#define ARIZONA_BOOT_DONE_EINT1_SHIFT                 8  /* BOOT_DONE_EINT1 */
+#define ARIZONA_BOOT_DONE_EINT1_WIDTH                 1  /* BOOT_DONE_EINT1 */
+#define ARIZONA_DCS_DAC_DONE_EINT1               0x0080  /* DCS_DAC_DONE_EINT1 */
+#define ARIZONA_DCS_DAC_DONE_EINT1_MASK          0x0080  /* DCS_DAC_DONE_EINT1 */
+#define ARIZONA_DCS_DAC_DONE_EINT1_SHIFT              7  /* DCS_DAC_DONE_EINT1 */
+#define ARIZONA_DCS_DAC_DONE_EINT1_WIDTH              1  /* DCS_DAC_DONE_EINT1 */
+#define ARIZONA_DCS_HP_DONE_EINT1                0x0040  /* DCS_HP_DONE_EINT1 */
+#define ARIZONA_DCS_HP_DONE_EINT1_MASK           0x0040  /* DCS_HP_DONE_EINT1 */
+#define ARIZONA_DCS_HP_DONE_EINT1_SHIFT               6  /* DCS_HP_DONE_EINT1 */
+#define ARIZONA_DCS_HP_DONE_EINT1_WIDTH               1  /* DCS_HP_DONE_EINT1 */
+#define ARIZONA_FLL2_CLOCK_OK_EINT1              0x0002  /* FLL2_CLOCK_OK_EINT1 */
+#define ARIZONA_FLL2_CLOCK_OK_EINT1_MASK         0x0002  /* FLL2_CLOCK_OK_EINT1 */
+#define ARIZONA_FLL2_CLOCK_OK_EINT1_SHIFT             1  /* FLL2_CLOCK_OK_EINT1 */
+#define ARIZONA_FLL2_CLOCK_OK_EINT1_WIDTH             1  /* FLL2_CLOCK_OK_EINT1 */
+#define ARIZONA_FLL1_CLOCK_OK_EINT1              0x0001  /* FLL1_CLOCK_OK_EINT1 */
+#define ARIZONA_FLL1_CLOCK_OK_EINT1_MASK         0x0001  /* FLL1_CLOCK_OK_EINT1 */
+#define ARIZONA_FLL1_CLOCK_OK_EINT1_SHIFT             0  /* FLL1_CLOCK_OK_EINT1 */
+#define ARIZONA_FLL1_CLOCK_OK_EINT1_WIDTH             1  /* FLL1_CLOCK_OK_EINT1 */
+
+/*
+ * R3336 (0xD08) - Interrupt Status 1 Mask
+ */
+#define ARIZONA_IM_GP4_EINT1                     0x0008  /* IM_GP4_EINT1 */
+#define ARIZONA_IM_GP4_EINT1_MASK                0x0008  /* IM_GP4_EINT1 */
+#define ARIZONA_IM_GP4_EINT1_SHIFT                    3  /* IM_GP4_EINT1 */
+#define ARIZONA_IM_GP4_EINT1_WIDTH                    1  /* IM_GP4_EINT1 */
+#define ARIZONA_IM_GP3_EINT1                     0x0004  /* IM_GP3_EINT1 */
+#define ARIZONA_IM_GP3_EINT1_MASK                0x0004  /* IM_GP3_EINT1 */
+#define ARIZONA_IM_GP3_EINT1_SHIFT                    2  /* IM_GP3_EINT1 */
+#define ARIZONA_IM_GP3_EINT1_WIDTH                    1  /* IM_GP3_EINT1 */
+#define ARIZONA_IM_GP2_EINT1                     0x0002  /* IM_GP2_EINT1 */
+#define ARIZONA_IM_GP2_EINT1_MASK                0x0002  /* IM_GP2_EINT1 */
+#define ARIZONA_IM_GP2_EINT1_SHIFT                    1  /* IM_GP2_EINT1 */
+#define ARIZONA_IM_GP2_EINT1_WIDTH                    1  /* IM_GP2_EINT1 */
+#define ARIZONA_IM_GP1_EINT1                     0x0001  /* IM_GP1_EINT1 */
+#define ARIZONA_IM_GP1_EINT1_MASK                0x0001  /* IM_GP1_EINT1 */
+#define ARIZONA_IM_GP1_EINT1_SHIFT                    0  /* IM_GP1_EINT1 */
+#define ARIZONA_IM_GP1_EINT1_WIDTH                    1  /* IM_GP1_EINT1 */
+
+/*
+ * R3337 (0xD09) - Interrupt Status 2 Mask
+ */
+#define ARIZONA_IM_DSP1_RAM_RDY_EINT1            0x0100  /* IM_DSP1_RAM_RDY_EINT1 */
+#define ARIZONA_IM_DSP1_RAM_RDY_EINT1_MASK       0x0100  /* IM_DSP1_RAM_RDY_EINT1 */
+#define ARIZONA_IM_DSP1_RAM_RDY_EINT1_SHIFT           8  /* IM_DSP1_RAM_RDY_EINT1 */
+#define ARIZONA_IM_DSP1_RAM_RDY_EINT1_WIDTH           1  /* IM_DSP1_RAM_RDY_EINT1 */
+#define ARIZONA_IM_DSP_IRQ2_EINT1                0x0002  /* IM_DSP_IRQ2_EINT1 */
+#define ARIZONA_IM_DSP_IRQ2_EINT1_MASK           0x0002  /* IM_DSP_IRQ2_EINT1 */
+#define ARIZONA_IM_DSP_IRQ2_EINT1_SHIFT               1  /* IM_DSP_IRQ2_EINT1 */
+#define ARIZONA_IM_DSP_IRQ2_EINT1_WIDTH               1  /* IM_DSP_IRQ2_EINT1 */
+#define ARIZONA_IM_DSP_IRQ1_EINT1                0x0001  /* IM_DSP_IRQ1_EINT1 */
+#define ARIZONA_IM_DSP_IRQ1_EINT1_MASK           0x0001  /* IM_DSP_IRQ1_EINT1 */
+#define ARIZONA_IM_DSP_IRQ1_EINT1_SHIFT               0  /* IM_DSP_IRQ1_EINT1 */
+#define ARIZONA_IM_DSP_IRQ1_EINT1_WIDTH               1  /* IM_DSP_IRQ1_EINT1 */
+
+/*
+ * R3338 (0xD0A) - Interrupt Status 3 Mask
+ */
+#define ARIZONA_IM_SPK_SHUTDOWN_WARN_EINT1       0x8000  /* IM_SPK_SHUTDOWN_WARN_EINT1 */
+#define ARIZONA_IM_SPK_SHUTDOWN_WARN_EINT1_MASK  0x8000  /* IM_SPK_SHUTDOWN_WARN_EINT1 */
+#define ARIZONA_IM_SPK_SHUTDOWN_WARN_EINT1_SHIFT     15  /* IM_SPK_SHUTDOWN_WARN_EINT1 */
+#define ARIZONA_IM_SPK_SHUTDOWN_WARN_EINT1_WIDTH      1  /* IM_SPK_SHUTDOWN_WARN_EINT1 */
+#define ARIZONA_IM_SPK_SHUTDOWN_EINT1            0x4000  /* IM_SPK_SHUTDOWN_EINT1 */
+#define ARIZONA_IM_SPK_SHUTDOWN_EINT1_MASK       0x4000  /* IM_SPK_SHUTDOWN_EINT1 */
+#define ARIZONA_IM_SPK_SHUTDOWN_EINT1_SHIFT          14  /* IM_SPK_SHUTDOWN_EINT1 */
+#define ARIZONA_IM_SPK_SHUTDOWN_EINT1_WIDTH           1  /* IM_SPK_SHUTDOWN_EINT1 */
+#define ARIZONA_IM_HPDET_EINT1                   0x2000  /* IM_HPDET_EINT1 */
+#define ARIZONA_IM_HPDET_EINT1_MASK              0x2000  /* IM_HPDET_EINT1 */
+#define ARIZONA_IM_HPDET_EINT1_SHIFT                 13  /* IM_HPDET_EINT1 */
+#define ARIZONA_IM_HPDET_EINT1_WIDTH                  1  /* IM_HPDET_EINT1 */
+#define ARIZONA_IM_MICDET_EINT1                  0x1000  /* IM_MICDET_EINT1 */
+#define ARIZONA_IM_MICDET_EINT1_MASK             0x1000  /* IM_MICDET_EINT1 */
+#define ARIZONA_IM_MICDET_EINT1_SHIFT                12  /* IM_MICDET_EINT1 */
+#define ARIZONA_IM_MICDET_EINT1_WIDTH                 1  /* IM_MICDET_EINT1 */
+#define ARIZONA_IM_WSEQ_DONE_EINT1               0x0800  /* IM_WSEQ_DONE_EINT1 */
+#define ARIZONA_IM_WSEQ_DONE_EINT1_MASK          0x0800  /* IM_WSEQ_DONE_EINT1 */
+#define ARIZONA_IM_WSEQ_DONE_EINT1_SHIFT             11  /* IM_WSEQ_DONE_EINT1 */
+#define ARIZONA_IM_WSEQ_DONE_EINT1_WIDTH              1  /* IM_WSEQ_DONE_EINT1 */
+#define ARIZONA_IM_DRC2_SIG_DET_EINT1            0x0400  /* IM_DRC2_SIG_DET_EINT1 */
+#define ARIZONA_IM_DRC2_SIG_DET_EINT1_MASK       0x0400  /* IM_DRC2_SIG_DET_EINT1 */
+#define ARIZONA_IM_DRC2_SIG_DET_EINT1_SHIFT          10  /* IM_DRC2_SIG_DET_EINT1 */
+#define ARIZONA_IM_DRC2_SIG_DET_EINT1_WIDTH           1  /* IM_DRC2_SIG_DET_EINT1 */
+#define ARIZONA_IM_DRC1_SIG_DET_EINT1            0x0200  /* IM_DRC1_SIG_DET_EINT1 */
+#define ARIZONA_IM_DRC1_SIG_DET_EINT1_MASK       0x0200  /* IM_DRC1_SIG_DET_EINT1 */
+#define ARIZONA_IM_DRC1_SIG_DET_EINT1_SHIFT           9  /* IM_DRC1_SIG_DET_EINT1 */
+#define ARIZONA_IM_DRC1_SIG_DET_EINT1_WIDTH           1  /* IM_DRC1_SIG_DET_EINT1 */
+#define ARIZONA_IM_ASRC2_LOCK_EINT1              0x0100  /* IM_ASRC2_LOCK_EINT1 */
+#define ARIZONA_IM_ASRC2_LOCK_EINT1_MASK         0x0100  /* IM_ASRC2_LOCK_EINT1 */
+#define ARIZONA_IM_ASRC2_LOCK_EINT1_SHIFT             8  /* IM_ASRC2_LOCK_EINT1 */
+#define ARIZONA_IM_ASRC2_LOCK_EINT1_WIDTH             1  /* IM_ASRC2_LOCK_EINT1 */
+#define ARIZONA_IM_ASRC1_LOCK_EINT1              0x0080  /* IM_ASRC1_LOCK_EINT1 */
+#define ARIZONA_IM_ASRC1_LOCK_EINT1_MASK         0x0080  /* IM_ASRC1_LOCK_EINT1 */
+#define ARIZONA_IM_ASRC1_LOCK_EINT1_SHIFT             7  /* IM_ASRC1_LOCK_EINT1 */
+#define ARIZONA_IM_ASRC1_LOCK_EINT1_WIDTH             1  /* IM_ASRC1_LOCK_EINT1 */
+#define ARIZONA_IM_UNDERCLOCKED_EINT1            0x0040  /* IM_UNDERCLOCKED_EINT1 */
+#define ARIZONA_IM_UNDERCLOCKED_EINT1_MASK       0x0040  /* IM_UNDERCLOCKED_EINT1 */
+#define ARIZONA_IM_UNDERCLOCKED_EINT1_SHIFT           6  /* IM_UNDERCLOCKED_EINT1 */
+#define ARIZONA_IM_UNDERCLOCKED_EINT1_WIDTH           1  /* IM_UNDERCLOCKED_EINT1 */
+#define ARIZONA_IM_OVERCLOCKED_EINT1             0x0020  /* IM_OVERCLOCKED_EINT1 */
+#define ARIZONA_IM_OVERCLOCKED_EINT1_MASK        0x0020  /* IM_OVERCLOCKED_EINT1 */
+#define ARIZONA_IM_OVERCLOCKED_EINT1_SHIFT            5  /* IM_OVERCLOCKED_EINT1 */
+#define ARIZONA_IM_OVERCLOCKED_EINT1_WIDTH            1  /* IM_OVERCLOCKED_EINT1 */
+#define ARIZONA_IM_FLL2_LOCK_EINT1               0x0008  /* IM_FLL2_LOCK_EINT1 */
+#define ARIZONA_IM_FLL2_LOCK_EINT1_MASK          0x0008  /* IM_FLL2_LOCK_EINT1 */
+#define ARIZONA_IM_FLL2_LOCK_EINT1_SHIFT              3  /* IM_FLL2_LOCK_EINT1 */
+#define ARIZONA_IM_FLL2_LOCK_EINT1_WIDTH              1  /* IM_FLL2_LOCK_EINT1 */
+#define ARIZONA_IM_FLL1_LOCK_EINT1               0x0004  /* IM_FLL1_LOCK_EINT1 */
+#define ARIZONA_IM_FLL1_LOCK_EINT1_MASK          0x0004  /* IM_FLL1_LOCK_EINT1 */
+#define ARIZONA_IM_FLL1_LOCK_EINT1_SHIFT              2  /* IM_FLL1_LOCK_EINT1 */
+#define ARIZONA_IM_FLL1_LOCK_EINT1_WIDTH              1  /* IM_FLL1_LOCK_EINT1 */
+#define ARIZONA_IM_CLKGEN_ERR_EINT1              0x0002  /* IM_CLKGEN_ERR_EINT1 */
+#define ARIZONA_IM_CLKGEN_ERR_EINT1_MASK         0x0002  /* IM_CLKGEN_ERR_EINT1 */
+#define ARIZONA_IM_CLKGEN_ERR_EINT1_SHIFT             1  /* IM_CLKGEN_ERR_EINT1 */
+#define ARIZONA_IM_CLKGEN_ERR_EINT1_WIDTH             1  /* IM_CLKGEN_ERR_EINT1 */
+#define ARIZONA_IM_CLKGEN_ERR_ASYNC_EINT1        0x0001  /* IM_CLKGEN_ERR_ASYNC_EINT1 */
+#define ARIZONA_IM_CLKGEN_ERR_ASYNC_EINT1_MASK   0x0001  /* IM_CLKGEN_ERR_ASYNC_EINT1 */
+#define ARIZONA_IM_CLKGEN_ERR_ASYNC_EINT1_SHIFT       0  /* IM_CLKGEN_ERR_ASYNC_EINT1 */
+#define ARIZONA_IM_CLKGEN_ERR_ASYNC_EINT1_WIDTH       1  /* IM_CLKGEN_ERR_ASYNC_EINT1 */
+
+/*
+ * R3339 (0xD0B) - Interrupt Status 4 Mask
+ */
+#define ARIZONA_IM_ASRC_CFG_ERR_EINT1            0x8000  /* IM_ASRC_CFG_ERR_EINT1 */
+#define ARIZONA_IM_ASRC_CFG_ERR_EINT1_MASK       0x8000  /* IM_ASRC_CFG_ERR_EINT1 */
+#define ARIZONA_IM_ASRC_CFG_ERR_EINT1_SHIFT          15  /* IM_ASRC_CFG_ERR_EINT1 */
+#define ARIZONA_IM_ASRC_CFG_ERR_EINT1_WIDTH           1  /* IM_ASRC_CFG_ERR_EINT1 */
+#define ARIZONA_IM_AIF3_ERR_EINT1                0x4000  /* IM_AIF3_ERR_EINT1 */
+#define ARIZONA_IM_AIF3_ERR_EINT1_MASK           0x4000  /* IM_AIF3_ERR_EINT1 */
+#define ARIZONA_IM_AIF3_ERR_EINT1_SHIFT              14  /* IM_AIF3_ERR_EINT1 */
+#define ARIZONA_IM_AIF3_ERR_EINT1_WIDTH               1  /* IM_AIF3_ERR_EINT1 */
+#define ARIZONA_IM_AIF2_ERR_EINT1                0x2000  /* IM_AIF2_ERR_EINT1 */
+#define ARIZONA_IM_AIF2_ERR_EINT1_MASK           0x2000  /* IM_AIF2_ERR_EINT1 */
+#define ARIZONA_IM_AIF2_ERR_EINT1_SHIFT              13  /* IM_AIF2_ERR_EINT1 */
+#define ARIZONA_IM_AIF2_ERR_EINT1_WIDTH               1  /* IM_AIF2_ERR_EINT1 */
+#define ARIZONA_IM_AIF1_ERR_EINT1                0x1000  /* IM_AIF1_ERR_EINT1 */
+#define ARIZONA_IM_AIF1_ERR_EINT1_MASK           0x1000  /* IM_AIF1_ERR_EINT1 */
+#define ARIZONA_IM_AIF1_ERR_EINT1_SHIFT              12  /* IM_AIF1_ERR_EINT1 */
+#define ARIZONA_IM_AIF1_ERR_EINT1_WIDTH               1  /* IM_AIF1_ERR_EINT1 */
+#define ARIZONA_IM_CTRLIF_ERR_EINT1              0x0800  /* IM_CTRLIF_ERR_EINT1 */
+#define ARIZONA_IM_CTRLIF_ERR_EINT1_MASK         0x0800  /* IM_CTRLIF_ERR_EINT1 */
+#define ARIZONA_IM_CTRLIF_ERR_EINT1_SHIFT            11  /* IM_CTRLIF_ERR_EINT1 */
+#define ARIZONA_IM_CTRLIF_ERR_EINT1_WIDTH             1  /* IM_CTRLIF_ERR_EINT1 */
+#define ARIZONA_IM_MIXER_DROPPED_SAMPLE_EINT1    0x0400  /* IM_MIXER_DROPPED_SAMPLE_EINT1 */
+#define ARIZONA_IM_MIXER_DROPPED_SAMPLE_EINT1_MASK 0x0400  /* IM_MIXER_DROPPED_SAMPLE_EINT1 */
+#define ARIZONA_IM_MIXER_DROPPED_SAMPLE_EINT1_SHIFT     10  /* IM_MIXER_DROPPED_SAMPLE_EINT1 */
+#define ARIZONA_IM_MIXER_DROPPED_SAMPLE_EINT1_WIDTH      1  /* IM_MIXER_DROPPED_SAMPLE_EINT1 */
+#define ARIZONA_IM_ASYNC_CLK_ENA_LOW_EINT1       0x0200  /* IM_ASYNC_CLK_ENA_LOW_EINT1 */
+#define ARIZONA_IM_ASYNC_CLK_ENA_LOW_EINT1_MASK  0x0200  /* IM_ASYNC_CLK_ENA_LOW_EINT1 */
+#define ARIZONA_IM_ASYNC_CLK_ENA_LOW_EINT1_SHIFT      9  /* IM_ASYNC_CLK_ENA_LOW_EINT1 */
+#define ARIZONA_IM_ASYNC_CLK_ENA_LOW_EINT1_WIDTH      1  /* IM_ASYNC_CLK_ENA_LOW_EINT1 */
+#define ARIZONA_IM_SYSCLK_ENA_LOW_EINT1          0x0100  /* IM_SYSCLK_ENA_LOW_EINT1 */
+#define ARIZONA_IM_SYSCLK_ENA_LOW_EINT1_MASK     0x0100  /* IM_SYSCLK_ENA_LOW_EINT1 */
+#define ARIZONA_IM_SYSCLK_ENA_LOW_EINT1_SHIFT         8  /* IM_SYSCLK_ENA_LOW_EINT1 */
+#define ARIZONA_IM_SYSCLK_ENA_LOW_EINT1_WIDTH         1  /* IM_SYSCLK_ENA_LOW_EINT1 */
+#define ARIZONA_IM_ISRC1_CFG_ERR_EINT1           0x0080  /* IM_ISRC1_CFG_ERR_EINT1 */
+#define ARIZONA_IM_ISRC1_CFG_ERR_EINT1_MASK      0x0080  /* IM_ISRC1_CFG_ERR_EINT1 */
+#define ARIZONA_IM_ISRC1_CFG_ERR_EINT1_SHIFT          7  /* IM_ISRC1_CFG_ERR_EINT1 */
+#define ARIZONA_IM_ISRC1_CFG_ERR_EINT1_WIDTH          1  /* IM_ISRC1_CFG_ERR_EINT1 */
+#define ARIZONA_IM_ISRC2_CFG_ERR_EINT1           0x0040  /* IM_ISRC2_CFG_ERR_EINT1 */
+#define ARIZONA_IM_ISRC2_CFG_ERR_EINT1_MASK      0x0040  /* IM_ISRC2_CFG_ERR_EINT1 */
+#define ARIZONA_IM_ISRC2_CFG_ERR_EINT1_SHIFT          6  /* IM_ISRC2_CFG_ERR_EINT1 */
+#define ARIZONA_IM_ISRC2_CFG_ERR_EINT1_WIDTH          1  /* IM_ISRC2_CFG_ERR_EINT1 */
+
+/*
+ * R3340 (0xD0C) - Interrupt Status 5 Mask
+ */
+#define ARIZONA_IM_BOOT_DONE_EINT1               0x0100  /* IM_BOOT_DONE_EINT1 */
+#define ARIZONA_IM_BOOT_DONE_EINT1_MASK          0x0100  /* IM_BOOT_DONE_EINT1 */
+#define ARIZONA_IM_BOOT_DONE_EINT1_SHIFT              8  /* IM_BOOT_DONE_EINT1 */
+#define ARIZONA_IM_BOOT_DONE_EINT1_WIDTH              1  /* IM_BOOT_DONE_EINT1 */
+#define ARIZONA_IM_DCS_DAC_DONE_EINT1            0x0080  /* IM_DCS_DAC_DONE_EINT1 */
+#define ARIZONA_IM_DCS_DAC_DONE_EINT1_MASK       0x0080  /* IM_DCS_DAC_DONE_EINT1 */
+#define ARIZONA_IM_DCS_DAC_DONE_EINT1_SHIFT           7  /* IM_DCS_DAC_DONE_EINT1 */
+#define ARIZONA_IM_DCS_DAC_DONE_EINT1_WIDTH           1  /* IM_DCS_DAC_DONE_EINT1 */
+#define ARIZONA_IM_DCS_HP_DONE_EINT1             0x0040  /* IM_DCS_HP_DONE_EINT1 */
+#define ARIZONA_IM_DCS_HP_DONE_EINT1_MASK        0x0040  /* IM_DCS_HP_DONE_EINT1 */
+#define ARIZONA_IM_DCS_HP_DONE_EINT1_SHIFT            6  /* IM_DCS_HP_DONE_EINT1 */
+#define ARIZONA_IM_DCS_HP_DONE_EINT1_WIDTH            1  /* IM_DCS_HP_DONE_EINT1 */
+#define ARIZONA_IM_FLL2_CLOCK_OK_EINT1           0x0002  /* IM_FLL2_CLOCK_OK_EINT1 */
+#define ARIZONA_IM_FLL2_CLOCK_OK_EINT1_MASK      0x0002  /* IM_FLL2_CLOCK_OK_EINT1 */
+#define ARIZONA_IM_FLL2_CLOCK_OK_EINT1_SHIFT          1  /* IM_FLL2_CLOCK_OK_EINT1 */
+#define ARIZONA_IM_FLL2_CLOCK_OK_EINT1_WIDTH          1  /* IM_FLL2_CLOCK_OK_EINT1 */
+#define ARIZONA_IM_FLL1_CLOCK_OK_EINT1           0x0001  /* IM_FLL1_CLOCK_OK_EINT1 */
+#define ARIZONA_IM_FLL1_CLOCK_OK_EINT1_MASK      0x0001  /* IM_FLL1_CLOCK_OK_EINT1 */
+#define ARIZONA_IM_FLL1_CLOCK_OK_EINT1_SHIFT          0  /* IM_FLL1_CLOCK_OK_EINT1 */
+#define ARIZONA_IM_FLL1_CLOCK_OK_EINT1_WIDTH          1  /* IM_FLL1_CLOCK_OK_EINT1 */
+
+/*
+ * R3343 (0xD0F) - Interrupt Control
+ */
+#define ARIZONA_IM_IRQ1                          0x0001  /* IM_IRQ1 */
+#define ARIZONA_IM_IRQ1_MASK                     0x0001  /* IM_IRQ1 */
+#define ARIZONA_IM_IRQ1_SHIFT                         0  /* IM_IRQ1 */
+#define ARIZONA_IM_IRQ1_WIDTH                         1  /* IM_IRQ1 */
+
+/*
+ * R3344 (0xD10) - IRQ2 Status 1
+ */
+#define ARIZONA_GP4_EINT2                        0x0008  /* GP4_EINT2 */
+#define ARIZONA_GP4_EINT2_MASK                   0x0008  /* GP4_EINT2 */
+#define ARIZONA_GP4_EINT2_SHIFT                       3  /* GP4_EINT2 */
+#define ARIZONA_GP4_EINT2_WIDTH                       1  /* GP4_EINT2 */
+#define ARIZONA_GP3_EINT2                        0x0004  /* GP3_EINT2 */
+#define ARIZONA_GP3_EINT2_MASK                   0x0004  /* GP3_EINT2 */
+#define ARIZONA_GP3_EINT2_SHIFT                       2  /* GP3_EINT2 */
+#define ARIZONA_GP3_EINT2_WIDTH                       1  /* GP3_EINT2 */
+#define ARIZONA_GP2_EINT2                        0x0002  /* GP2_EINT2 */
+#define ARIZONA_GP2_EINT2_MASK                   0x0002  /* GP2_EINT2 */
+#define ARIZONA_GP2_EINT2_SHIFT                       1  /* GP2_EINT2 */
+#define ARIZONA_GP2_EINT2_WIDTH                       1  /* GP2_EINT2 */
+#define ARIZONA_GP1_EINT2                        0x0001  /* GP1_EINT2 */
+#define ARIZONA_GP1_EINT2_MASK                   0x0001  /* GP1_EINT2 */
+#define ARIZONA_GP1_EINT2_SHIFT                       0  /* GP1_EINT2 */
+#define ARIZONA_GP1_EINT2_WIDTH                       1  /* GP1_EINT2 */
+
+/*
+ * R3345 (0xD11) - IRQ2 Status 2
+ */
+#define ARIZONA_DSP1_RAM_RDY_EINT2               0x0100  /* DSP1_RAM_RDY_EINT2 */
+#define ARIZONA_DSP1_RAM_RDY_EINT2_MASK          0x0100  /* DSP1_RAM_RDY_EINT2 */
+#define ARIZONA_DSP1_RAM_RDY_EINT2_SHIFT              8  /* DSP1_RAM_RDY_EINT2 */
+#define ARIZONA_DSP1_RAM_RDY_EINT2_WIDTH              1  /* DSP1_RAM_RDY_EINT2 */
+#define ARIZONA_DSP_IRQ2_EINT2                   0x0002  /* DSP_IRQ2_EINT2 */
+#define ARIZONA_DSP_IRQ2_EINT2_MASK              0x0002  /* DSP_IRQ2_EINT2 */
+#define ARIZONA_DSP_IRQ2_EINT2_SHIFT                  1  /* DSP_IRQ2_EINT2 */
+#define ARIZONA_DSP_IRQ2_EINT2_WIDTH                  1  /* DSP_IRQ2_EINT2 */
+#define ARIZONA_DSP_IRQ1_EINT2                   0x0001  /* DSP_IRQ1_EINT2 */
+#define ARIZONA_DSP_IRQ1_EINT2_MASK              0x0001  /* DSP_IRQ1_EINT2 */
+#define ARIZONA_DSP_IRQ1_EINT2_SHIFT                  0  /* DSP_IRQ1_EINT2 */
+#define ARIZONA_DSP_IRQ1_EINT2_WIDTH                  1  /* DSP_IRQ1_EINT2 */
+
+/*
+ * R3346 (0xD12) - IRQ2 Status 3
+ */
+#define ARIZONA_SPK_SHUTDOWN_WARN_EINT2          0x8000  /* SPK_SHUTDOWN_WARN_EINT2 */
+#define ARIZONA_SPK_SHUTDOWN_WARN_EINT2_MASK     0x8000  /* SPK_SHUTDOWN_WARN_EINT2 */
+#define ARIZONA_SPK_SHUTDOWN_WARN_EINT2_SHIFT        15  /* SPK_SHUTDOWN_WARN_EINT2 */
+#define ARIZONA_SPK_SHUTDOWN_WARN_EINT2_WIDTH         1  /* SPK_SHUTDOWN_WARN_EINT2 */
+#define ARIZONA_SPK_SHUTDOWN_EINT2               0x4000  /* SPK_SHUTDOWN_EINT2 */
+#define ARIZONA_SPK_SHUTDOWN_EINT2_MASK          0x4000  /* SPK_SHUTDOWN_EINT2 */
+#define ARIZONA_SPK_SHUTDOWN_EINT2_SHIFT             14  /* SPK_SHUTDOWN_EINT2 */
+#define ARIZONA_SPK_SHUTDOWN_EINT2_WIDTH              1  /* SPK_SHUTDOWN_EINT2 */
+#define ARIZONA_HPDET_EINT2                      0x2000  /* HPDET_EINT2 */
+#define ARIZONA_HPDET_EINT2_MASK                 0x2000  /* HPDET_EINT2 */
+#define ARIZONA_HPDET_EINT2_SHIFT                    13  /* HPDET_EINT2 */
+#define ARIZONA_HPDET_EINT2_WIDTH                     1  /* HPDET_EINT2 */
+#define ARIZONA_MICDET_EINT2                     0x1000  /* MICDET_EINT2 */
+#define ARIZONA_MICDET_EINT2_MASK                0x1000  /* MICDET_EINT2 */
+#define ARIZONA_MICDET_EINT2_SHIFT                   12  /* MICDET_EINT2 */
+#define ARIZONA_MICDET_EINT2_WIDTH                    1  /* MICDET_EINT2 */
+#define ARIZONA_WSEQ_DONE_EINT2                  0x0800  /* WSEQ_DONE_EINT2 */
+#define ARIZONA_WSEQ_DONE_EINT2_MASK             0x0800  /* WSEQ_DONE_EINT2 */
+#define ARIZONA_WSEQ_DONE_EINT2_SHIFT                11  /* WSEQ_DONE_EINT2 */
+#define ARIZONA_WSEQ_DONE_EINT2_WIDTH                 1  /* WSEQ_DONE_EINT2 */
+#define ARIZONA_DRC2_SIG_DET_EINT2               0x0400  /* DRC2_SIG_DET_EINT2 */
+#define ARIZONA_DRC2_SIG_DET_EINT2_MASK          0x0400  /* DRC2_SIG_DET_EINT2 */
+#define ARIZONA_DRC2_SIG_DET_EINT2_SHIFT             10  /* DRC2_SIG_DET_EINT2 */
+#define ARIZONA_DRC2_SIG_DET_EINT2_WIDTH              1  /* DRC2_SIG_DET_EINT2 */
+#define ARIZONA_DRC1_SIG_DET_EINT2               0x0200  /* DRC1_SIG_DET_EINT2 */
+#define ARIZONA_DRC1_SIG_DET_EINT2_MASK          0x0200  /* DRC1_SIG_DET_EINT2 */
+#define ARIZONA_DRC1_SIG_DET_EINT2_SHIFT              9  /* DRC1_SIG_DET_EINT2 */
+#define ARIZONA_DRC1_SIG_DET_EINT2_WIDTH              1  /* DRC1_SIG_DET_EINT2 */
+#define ARIZONA_ASRC2_LOCK_EINT2                 0x0100  /* ASRC2_LOCK_EINT2 */
+#define ARIZONA_ASRC2_LOCK_EINT2_MASK            0x0100  /* ASRC2_LOCK_EINT2 */
+#define ARIZONA_ASRC2_LOCK_EINT2_SHIFT                8  /* ASRC2_LOCK_EINT2 */
+#define ARIZONA_ASRC2_LOCK_EINT2_WIDTH                1  /* ASRC2_LOCK_EINT2 */
+#define ARIZONA_ASRC1_LOCK_EINT2                 0x0080  /* ASRC1_LOCK_EINT2 */
+#define ARIZONA_ASRC1_LOCK_EINT2_MASK            0x0080  /* ASRC1_LOCK_EINT2 */
+#define ARIZONA_ASRC1_LOCK_EINT2_SHIFT                7  /* ASRC1_LOCK_EINT2 */
+#define ARIZONA_ASRC1_LOCK_EINT2_WIDTH                1  /* ASRC1_LOCK_EINT2 */
+#define ARIZONA_UNDERCLOCKED_EINT2               0x0040  /* UNDERCLOCKED_EINT2 */
+#define ARIZONA_UNDERCLOCKED_EINT2_MASK          0x0040  /* UNDERCLOCKED_EINT2 */
+#define ARIZONA_UNDERCLOCKED_EINT2_SHIFT              6  /* UNDERCLOCKED_EINT2 */
+#define ARIZONA_UNDERCLOCKED_EINT2_WIDTH              1  /* UNDERCLOCKED_EINT2 */
+#define ARIZONA_OVERCLOCKED_EINT2                0x0020  /* OVERCLOCKED_EINT2 */
+#define ARIZONA_OVERCLOCKED_EINT2_MASK           0x0020  /* OVERCLOCKED_EINT2 */
+#define ARIZONA_OVERCLOCKED_EINT2_SHIFT               5  /* OVERCLOCKED_EINT2 */
+#define ARIZONA_OVERCLOCKED_EINT2_WIDTH               1  /* OVERCLOCKED_EINT2 */
+#define ARIZONA_FLL2_LOCK_EINT2                  0x0008  /* FLL2_LOCK_EINT2 */
+#define ARIZONA_FLL2_LOCK_EINT2_MASK             0x0008  /* FLL2_LOCK_EINT2 */
+#define ARIZONA_FLL2_LOCK_EINT2_SHIFT                 3  /* FLL2_LOCK_EINT2 */
+#define ARIZONA_FLL2_LOCK_EINT2_WIDTH                 1  /* FLL2_LOCK_EINT2 */
+#define ARIZONA_FLL1_LOCK_EINT2                  0x0004  /* FLL1_LOCK_EINT2 */
+#define ARIZONA_FLL1_LOCK_EINT2_MASK             0x0004  /* FLL1_LOCK_EINT2 */
+#define ARIZONA_FLL1_LOCK_EINT2_SHIFT                 2  /* FLL1_LOCK_EINT2 */
+#define ARIZONA_FLL1_LOCK_EINT2_WIDTH                 1  /* FLL1_LOCK_EINT2 */
+#define ARIZONA_CLKGEN_ERR_EINT2                 0x0002  /* CLKGEN_ERR_EINT2 */
+#define ARIZONA_CLKGEN_ERR_EINT2_MASK            0x0002  /* CLKGEN_ERR_EINT2 */
+#define ARIZONA_CLKGEN_ERR_EINT2_SHIFT                1  /* CLKGEN_ERR_EINT2 */
+#define ARIZONA_CLKGEN_ERR_EINT2_WIDTH                1  /* CLKGEN_ERR_EINT2 */
+#define ARIZONA_CLKGEN_ERR_ASYNC_EINT2           0x0001  /* CLKGEN_ERR_ASYNC_EINT2 */
+#define ARIZONA_CLKGEN_ERR_ASYNC_EINT2_MASK      0x0001  /* CLKGEN_ERR_ASYNC_EINT2 */
+#define ARIZONA_CLKGEN_ERR_ASYNC_EINT2_SHIFT          0  /* CLKGEN_ERR_ASYNC_EINT2 */
+#define ARIZONA_CLKGEN_ERR_ASYNC_EINT2_WIDTH          1  /* CLKGEN_ERR_ASYNC_EINT2 */
+
+/*
+ * R3347 (0xD13) - IRQ2 Status 4
+ */
+#define ARIZONA_ASRC_CFG_ERR_EINT2               0x8000  /* ASRC_CFG_ERR_EINT2 */
+#define ARIZONA_ASRC_CFG_ERR_EINT2_MASK          0x8000  /* ASRC_CFG_ERR_EINT2 */
+#define ARIZONA_ASRC_CFG_ERR_EINT2_SHIFT             15  /* ASRC_CFG_ERR_EINT2 */
+#define ARIZONA_ASRC_CFG_ERR_EINT2_WIDTH              1  /* ASRC_CFG_ERR_EINT2 */
+#define ARIZONA_AIF3_ERR_EINT2                   0x4000  /* AIF3_ERR_EINT2 */
+#define ARIZONA_AIF3_ERR_EINT2_MASK              0x4000  /* AIF3_ERR_EINT2 */
+#define ARIZONA_AIF3_ERR_EINT2_SHIFT                 14  /* AIF3_ERR_EINT2 */
+#define ARIZONA_AIF3_ERR_EINT2_WIDTH                  1  /* AIF3_ERR_EINT2 */
+#define ARIZONA_AIF2_ERR_EINT2                   0x2000  /* AIF2_ERR_EINT2 */
+#define ARIZONA_AIF2_ERR_EINT2_MASK              0x2000  /* AIF2_ERR_EINT2 */
+#define ARIZONA_AIF2_ERR_EINT2_SHIFT                 13  /* AIF2_ERR_EINT2 */
+#define ARIZONA_AIF2_ERR_EINT2_WIDTH                  1  /* AIF2_ERR_EINT2 */
+#define ARIZONA_AIF1_ERR_EINT2                   0x1000  /* AIF1_ERR_EINT2 */
+#define ARIZONA_AIF1_ERR_EINT2_MASK              0x1000  /* AIF1_ERR_EINT2 */
+#define ARIZONA_AIF1_ERR_EINT2_SHIFT                 12  /* AIF1_ERR_EINT2 */
+#define ARIZONA_AIF1_ERR_EINT2_WIDTH                  1  /* AIF1_ERR_EINT2 */
+#define ARIZONA_CTRLIF_ERR_EINT2                 0x0800  /* CTRLIF_ERR_EINT2 */
+#define ARIZONA_CTRLIF_ERR_EINT2_MASK            0x0800  /* CTRLIF_ERR_EINT2 */
+#define ARIZONA_CTRLIF_ERR_EINT2_SHIFT               11  /* CTRLIF_ERR_EINT2 */
+#define ARIZONA_CTRLIF_ERR_EINT2_WIDTH                1  /* CTRLIF_ERR_EINT2 */
+#define ARIZONA_MIXER_DROPPED_SAMPLE_EINT2       0x0400  /* MIXER_DROPPED_SAMPLE_EINT2 */
+#define ARIZONA_MIXER_DROPPED_SAMPLE_EINT2_MASK  0x0400  /* MIXER_DROPPED_SAMPLE_EINT2 */
+#define ARIZONA_MIXER_DROPPED_SAMPLE_EINT2_SHIFT     10  /* MIXER_DROPPED_SAMPLE_EINT2 */
+#define ARIZONA_MIXER_DROPPED_SAMPLE_EINT2_WIDTH      1  /* MIXER_DROPPED_SAMPLE_EINT2 */
+#define ARIZONA_ASYNC_CLK_ENA_LOW_EINT2          0x0200  /* ASYNC_CLK_ENA_LOW_EINT2 */
+#define ARIZONA_ASYNC_CLK_ENA_LOW_EINT2_MASK     0x0200  /* ASYNC_CLK_ENA_LOW_EINT2 */
+#define ARIZONA_ASYNC_CLK_ENA_LOW_EINT2_SHIFT         9  /* ASYNC_CLK_ENA_LOW_EINT2 */
+#define ARIZONA_ASYNC_CLK_ENA_LOW_EINT2_WIDTH         1  /* ASYNC_CLK_ENA_LOW_EINT2 */
+#define ARIZONA_SYSCLK_ENA_LOW_EINT2             0x0100  /* SYSCLK_ENA_LOW_EINT2 */
+#define ARIZONA_SYSCLK_ENA_LOW_EINT2_MASK        0x0100  /* SYSCLK_ENA_LOW_EINT2 */
+#define ARIZONA_SYSCLK_ENA_LOW_EINT2_SHIFT            8  /* SYSCLK_ENA_LOW_EINT2 */
+#define ARIZONA_SYSCLK_ENA_LOW_EINT2_WIDTH            1  /* SYSCLK_ENA_LOW_EINT2 */
+#define ARIZONA_ISRC1_CFG_ERR_EINT2              0x0080  /* ISRC1_CFG_ERR_EINT2 */
+#define ARIZONA_ISRC1_CFG_ERR_EINT2_MASK         0x0080  /* ISRC1_CFG_ERR_EINT2 */
+#define ARIZONA_ISRC1_CFG_ERR_EINT2_SHIFT             7  /* ISRC1_CFG_ERR_EINT2 */
+#define ARIZONA_ISRC1_CFG_ERR_EINT2_WIDTH             1  /* ISRC1_CFG_ERR_EINT2 */
+#define ARIZONA_ISRC2_CFG_ERR_EINT2              0x0040  /* ISRC2_CFG_ERR_EINT2 */
+#define ARIZONA_ISRC2_CFG_ERR_EINT2_MASK         0x0040  /* ISRC2_CFG_ERR_EINT2 */
+#define ARIZONA_ISRC2_CFG_ERR_EINT2_SHIFT             6  /* ISRC2_CFG_ERR_EINT2 */
+#define ARIZONA_ISRC2_CFG_ERR_EINT2_WIDTH             1  /* ISRC2_CFG_ERR_EINT2 */
+
+/*
+ * R3348 (0xD14) - IRQ2 Status 5
+ */
+#define ARIZONA_BOOT_DONE_EINT2                  0x0100  /* BOOT_DONE_EINT2 */
+#define ARIZONA_BOOT_DONE_EINT2_MASK             0x0100  /* BOOT_DONE_EINT2 */
+#define ARIZONA_BOOT_DONE_EINT2_SHIFT                 8  /* BOOT_DONE_EINT2 */
+#define ARIZONA_BOOT_DONE_EINT2_WIDTH                 1  /* BOOT_DONE_EINT2 */
+#define ARIZONA_DCS_DAC_DONE_EINT2               0x0080  /* DCS_DAC_DONE_EINT2 */
+#define ARIZONA_DCS_DAC_DONE_EINT2_MASK          0x0080  /* DCS_DAC_DONE_EINT2 */
+#define ARIZONA_DCS_DAC_DONE_EINT2_SHIFT              7  /* DCS_DAC_DONE_EINT2 */
+#define ARIZONA_DCS_DAC_DONE_EINT2_WIDTH              1  /* DCS_DAC_DONE_EINT2 */
+#define ARIZONA_DCS_HP_DONE_EINT2                0x0040  /* DCS_HP_DONE_EINT2 */
+#define ARIZONA_DCS_HP_DONE_EINT2_MASK           0x0040  /* DCS_HP_DONE_EINT2 */
+#define ARIZONA_DCS_HP_DONE_EINT2_SHIFT               6  /* DCS_HP_DONE_EINT2 */
+#define ARIZONA_DCS_HP_DONE_EINT2_WIDTH               1  /* DCS_HP_DONE_EINT2 */
+#define ARIZONA_FLL2_CLOCK_OK_EINT2              0x0002  /* FLL2_CLOCK_OK_EINT2 */
+#define ARIZONA_FLL2_CLOCK_OK_EINT2_MASK         0x0002  /* FLL2_CLOCK_OK_EINT2 */
+#define ARIZONA_FLL2_CLOCK_OK_EINT2_SHIFT             1  /* FLL2_CLOCK_OK_EINT2 */
+#define ARIZONA_FLL2_CLOCK_OK_EINT2_WIDTH             1  /* FLL2_CLOCK_OK_EINT2 */
+#define ARIZONA_FLL1_CLOCK_OK_EINT2              0x0001  /* FLL1_CLOCK_OK_EINT2 */
+#define ARIZONA_FLL1_CLOCK_OK_EINT2_MASK         0x0001  /* FLL1_CLOCK_OK_EINT2 */
+#define ARIZONA_FLL1_CLOCK_OK_EINT2_SHIFT             0  /* FLL1_CLOCK_OK_EINT2 */
+#define ARIZONA_FLL1_CLOCK_OK_EINT2_WIDTH             1  /* FLL1_CLOCK_OK_EINT2 */
+
+/*
+ * R3352 (0xD18) - IRQ2 Status 1 Mask
+ */
+#define ARIZONA_IM_GP4_EINT2                     0x0008  /* IM_GP4_EINT2 */
+#define ARIZONA_IM_GP4_EINT2_MASK                0x0008  /* IM_GP4_EINT2 */
+#define ARIZONA_IM_GP4_EINT2_SHIFT                    3  /* IM_GP4_EINT2 */
+#define ARIZONA_IM_GP4_EINT2_WIDTH                    1  /* IM_GP4_EINT2 */
+#define ARIZONA_IM_GP3_EINT2                     0x0004  /* IM_GP3_EINT2 */
+#define ARIZONA_IM_GP3_EINT2_MASK                0x0004  /* IM_GP3_EINT2 */
+#define ARIZONA_IM_GP3_EINT2_SHIFT                    2  /* IM_GP3_EINT2 */
+#define ARIZONA_IM_GP3_EINT2_WIDTH                    1  /* IM_GP3_EINT2 */
+#define ARIZONA_IM_GP2_EINT2                     0x0002  /* IM_GP2_EINT2 */
+#define ARIZONA_IM_GP2_EINT2_MASK                0x0002  /* IM_GP2_EINT2 */
+#define ARIZONA_IM_GP2_EINT2_SHIFT                    1  /* IM_GP2_EINT2 */
+#define ARIZONA_IM_GP2_EINT2_WIDTH                    1  /* IM_GP2_EINT2 */
+#define ARIZONA_IM_GP1_EINT2                     0x0001  /* IM_GP1_EINT2 */
+#define ARIZONA_IM_GP1_EINT2_MASK                0x0001  /* IM_GP1_EINT2 */
+#define ARIZONA_IM_GP1_EINT2_SHIFT                    0  /* IM_GP1_EINT2 */
+#define ARIZONA_IM_GP1_EINT2_WIDTH                    1  /* IM_GP1_EINT2 */
+
+/*
+ * R3353 (0xD19) - IRQ2 Status 2 Mask
+ */
+#define ARIZONA_IM_DSP1_RAM_RDY_EINT2            0x0100  /* IM_DSP1_RAM_RDY_EINT2 */
+#define ARIZONA_IM_DSP1_RAM_RDY_EINT2_MASK       0x0100  /* IM_DSP1_RAM_RDY_EINT2 */
+#define ARIZONA_IM_DSP1_RAM_RDY_EINT2_SHIFT           8  /* IM_DSP1_RAM_RDY_EINT2 */
+#define ARIZONA_IM_DSP1_RAM_RDY_EINT2_WIDTH           1  /* IM_DSP1_RAM_RDY_EINT2 */
+#define ARIZONA_IM_DSP_IRQ2_EINT2                0x0002  /* IM_DSP_IRQ2_EINT2 */
+#define ARIZONA_IM_DSP_IRQ2_EINT2_MASK           0x0002  /* IM_DSP_IRQ2_EINT2 */
+#define ARIZONA_IM_DSP_IRQ2_EINT2_SHIFT               1  /* IM_DSP_IRQ2_EINT2 */
+#define ARIZONA_IM_DSP_IRQ2_EINT2_WIDTH               1  /* IM_DSP_IRQ2_EINT2 */
+#define ARIZONA_IM_DSP_IRQ1_EINT2                0x0001  /* IM_DSP_IRQ1_EINT2 */
+#define ARIZONA_IM_DSP_IRQ1_EINT2_MASK           0x0001  /* IM_DSP_IRQ1_EINT2 */
+#define ARIZONA_IM_DSP_IRQ1_EINT2_SHIFT               0  /* IM_DSP_IRQ1_EINT2 */
+#define ARIZONA_IM_DSP_IRQ1_EINT2_WIDTH               1  /* IM_DSP_IRQ1_EINT2 */
+
+/*
+ * R3354 (0xD1A) - IRQ2 Status 3 Mask
+ */
+#define ARIZONA_IM_SPK_SHUTDOWN_WARN_EINT2       0x8000  /* IM_SPK_SHUTDOWN_WARN_EINT2 */
+#define ARIZONA_IM_SPK_SHUTDOWN_WARN_EINT2_MASK  0x8000  /* IM_SPK_SHUTDOWN_WARN_EINT2 */
+#define ARIZONA_IM_SPK_SHUTDOWN_WARN_EINT2_SHIFT     15  /* IM_SPK_SHUTDOWN_WARN_EINT2 */
+#define ARIZONA_IM_SPK_SHUTDOWN_WARN_EINT2_WIDTH      1  /* IM_SPK_SHUTDOWN_WARN_EINT2 */
+#define ARIZONA_IM_SPK_SHUTDOWN_EINT2            0x4000  /* IM_SPK_SHUTDOWN_EINT2 */
+#define ARIZONA_IM_SPK_SHUTDOWN_EINT2_MASK       0x4000  /* IM_SPK_SHUTDOWN_EINT2 */
+#define ARIZONA_IM_SPK_SHUTDOWN_EINT2_SHIFT          14  /* IM_SPK_SHUTDOWN_EINT2 */
+#define ARIZONA_IM_SPK_SHUTDOWN_EINT2_WIDTH           1  /* IM_SPK_SHUTDOWN_EINT2 */
+#define ARIZONA_IM_HPDET_EINT2                   0x2000  /* IM_HPDET_EINT2 */
+#define ARIZONA_IM_HPDET_EINT2_MASK              0x2000  /* IM_HPDET_EINT2 */
+#define ARIZONA_IM_HPDET_EINT2_SHIFT                 13  /* IM_HPDET_EINT2 */
+#define ARIZONA_IM_HPDET_EINT2_WIDTH                  1  /* IM_HPDET_EINT2 */
+#define ARIZONA_IM_MICDET_EINT2                  0x1000  /* IM_MICDET_EINT2 */
+#define ARIZONA_IM_MICDET_EINT2_MASK             0x1000  /* IM_MICDET_EINT2 */
+#define ARIZONA_IM_MICDET_EINT2_SHIFT                12  /* IM_MICDET_EINT2 */
+#define ARIZONA_IM_MICDET_EINT2_WIDTH                 1  /* IM_MICDET_EINT2 */
+#define ARIZONA_IM_WSEQ_DONE_EINT2               0x0800  /* IM_WSEQ_DONE_EINT2 */
+#define ARIZONA_IM_WSEQ_DONE_EINT2_MASK          0x0800  /* IM_WSEQ_DONE_EINT2 */
+#define ARIZONA_IM_WSEQ_DONE_EINT2_SHIFT             11  /* IM_WSEQ_DONE_EINT2 */
+#define ARIZONA_IM_WSEQ_DONE_EINT2_WIDTH              1  /* IM_WSEQ_DONE_EINT2 */
+#define ARIZONA_IM_DRC2_SIG_DET_EINT2            0x0400  /* IM_DRC2_SIG_DET_EINT2 */
+#define ARIZONA_IM_DRC2_SIG_DET_EINT2_MASK       0x0400  /* IM_DRC2_SIG_DET_EINT2 */
+#define ARIZONA_IM_DRC2_SIG_DET_EINT2_SHIFT          10  /* IM_DRC2_SIG_DET_EINT2 */
+#define ARIZONA_IM_DRC2_SIG_DET_EINT2_WIDTH           1  /* IM_DRC2_SIG_DET_EINT2 */
+#define ARIZONA_IM_DRC1_SIG_DET_EINT2            0x0200  /* IM_DRC1_SIG_DET_EINT2 */
+#define ARIZONA_IM_DRC1_SIG_DET_EINT2_MASK       0x0200  /* IM_DRC1_SIG_DET_EINT2 */
+#define ARIZONA_IM_DRC1_SIG_DET_EINT2_SHIFT           9  /* IM_DRC1_SIG_DET_EINT2 */
+#define ARIZONA_IM_DRC1_SIG_DET_EINT2_WIDTH           1  /* IM_DRC1_SIG_DET_EINT2 */
+#define ARIZONA_IM_ASRC2_LOCK_EINT2              0x0100  /* IM_ASRC2_LOCK_EINT2 */
+#define ARIZONA_IM_ASRC2_LOCK_EINT2_MASK         0x0100  /* IM_ASRC2_LOCK_EINT2 */
+#define ARIZONA_IM_ASRC2_LOCK_EINT2_SHIFT             8  /* IM_ASRC2_LOCK_EINT2 */
+#define ARIZONA_IM_ASRC2_LOCK_EINT2_WIDTH             1  /* IM_ASRC2_LOCK_EINT2 */
+#define ARIZONA_IM_ASRC1_LOCK_EINT2              0x0080  /* IM_ASRC1_LOCK_EINT2 */
+#define ARIZONA_IM_ASRC1_LOCK_EINT2_MASK         0x0080  /* IM_ASRC1_LOCK_EINT2 */
+#define ARIZONA_IM_ASRC1_LOCK_EINT2_SHIFT             7  /* IM_ASRC1_LOCK_EINT2 */
+#define ARIZONA_IM_ASRC1_LOCK_EINT2_WIDTH             1  /* IM_ASRC1_LOCK_EINT2 */
+#define ARIZONA_IM_UNDERCLOCKED_EINT2            0x0040  /* IM_UNDERCLOCKED_EINT2 */
+#define ARIZONA_IM_UNDERCLOCKED_EINT2_MASK       0x0040  /* IM_UNDERCLOCKED_EINT2 */
+#define ARIZONA_IM_UNDERCLOCKED_EINT2_SHIFT           6  /* IM_UNDERCLOCKED_EINT2 */
+#define ARIZONA_IM_UNDERCLOCKED_EINT2_WIDTH           1  /* IM_UNDERCLOCKED_EINT2 */
+#define ARIZONA_IM_OVERCLOCKED_EINT2             0x0020  /* IM_OVERCLOCKED_EINT2 */
+#define ARIZONA_IM_OVERCLOCKED_EINT2_MASK        0x0020  /* IM_OVERCLOCKED_EINT2 */
+#define ARIZONA_IM_OVERCLOCKED_EINT2_SHIFT            5  /* IM_OVERCLOCKED_EINT2 */
+#define ARIZONA_IM_OVERCLOCKED_EINT2_WIDTH            1  /* IM_OVERCLOCKED_EINT2 */
+#define ARIZONA_IM_FLL2_LOCK_EINT2               0x0008  /* IM_FLL2_LOCK_EINT2 */
+#define ARIZONA_IM_FLL2_LOCK_EINT2_MASK          0x0008  /* IM_FLL2_LOCK_EINT2 */
+#define ARIZONA_IM_FLL2_LOCK_EINT2_SHIFT              3  /* IM_FLL2_LOCK_EINT2 */
+#define ARIZONA_IM_FLL2_LOCK_EINT2_WIDTH              1  /* IM_FLL2_LOCK_EINT2 */
+#define ARIZONA_IM_FLL1_LOCK_EINT2               0x0004  /* IM_FLL1_LOCK_EINT2 */
+#define ARIZONA_IM_FLL1_LOCK_EINT2_MASK          0x0004  /* IM_FLL1_LOCK_EINT2 */
+#define ARIZONA_IM_FLL1_LOCK_EINT2_SHIFT              2  /* IM_FLL1_LOCK_EINT2 */
+#define ARIZONA_IM_FLL1_LOCK_EINT2_WIDTH              1  /* IM_FLL1_LOCK_EINT2 */
+#define ARIZONA_IM_CLKGEN_ERR_EINT2              0x0002  /* IM_CLKGEN_ERR_EINT2 */
+#define ARIZONA_IM_CLKGEN_ERR_EINT2_MASK         0x0002  /* IM_CLKGEN_ERR_EINT2 */
+#define ARIZONA_IM_CLKGEN_ERR_EINT2_SHIFT             1  /* IM_CLKGEN_ERR_EINT2 */
+#define ARIZONA_IM_CLKGEN_ERR_EINT2_WIDTH             1  /* IM_CLKGEN_ERR_EINT2 */
+#define ARIZONA_IM_CLKGEN_ERR_ASYNC_EINT2        0x0001  /* IM_CLKGEN_ERR_ASYNC_EINT2 */
+#define ARIZONA_IM_CLKGEN_ERR_ASYNC_EINT2_MASK   0x0001  /* IM_CLKGEN_ERR_ASYNC_EINT2 */
+#define ARIZONA_IM_CLKGEN_ERR_ASYNC_EINT2_SHIFT       0  /* IM_CLKGEN_ERR_ASYNC_EINT2 */
+#define ARIZONA_IM_CLKGEN_ERR_ASYNC_EINT2_WIDTH       1  /* IM_CLKGEN_ERR_ASYNC_EINT2 */
+
+/*
+ * R3355 (0xD1B) - IRQ2 Status 4 Mask
+ */
+#define ARIZONA_IM_ASRC_CFG_ERR_EINT2            0x8000  /* IM_ASRC_CFG_ERR_EINT2 */
+#define ARIZONA_IM_ASRC_CFG_ERR_EINT2_MASK       0x8000  /* IM_ASRC_CFG_ERR_EINT2 */
+#define ARIZONA_IM_ASRC_CFG_ERR_EINT2_SHIFT          15  /* IM_ASRC_CFG_ERR_EINT2 */
+#define ARIZONA_IM_ASRC_CFG_ERR_EINT2_WIDTH           1  /* IM_ASRC_CFG_ERR_EINT2 */
+#define ARIZONA_IM_AIF3_ERR_EINT2                0x4000  /* IM_AIF3_ERR_EINT2 */
+#define ARIZONA_IM_AIF3_ERR_EINT2_MASK           0x4000  /* IM_AIF3_ERR_EINT2 */
+#define ARIZONA_IM_AIF3_ERR_EINT2_SHIFT              14  /* IM_AIF3_ERR_EINT2 */
+#define ARIZONA_IM_AIF3_ERR_EINT2_WIDTH               1  /* IM_AIF3_ERR_EINT2 */
+#define ARIZONA_IM_AIF2_ERR_EINT2                0x2000  /* IM_AIF2_ERR_EINT2 */
+#define ARIZONA_IM_AIF2_ERR_EINT2_MASK           0x2000  /* IM_AIF2_ERR_EINT2 */
+#define ARIZONA_IM_AIF2_ERR_EINT2_SHIFT              13  /* IM_AIF2_ERR_EINT2 */
+#define ARIZONA_IM_AIF2_ERR_EINT2_WIDTH               1  /* IM_AIF2_ERR_EINT2 */
+#define ARIZONA_IM_AIF1_ERR_EINT2                0x1000  /* IM_AIF1_ERR_EINT2 */
+#define ARIZONA_IM_AIF1_ERR_EINT2_MASK           0x1000  /* IM_AIF1_ERR_EINT2 */
+#define ARIZONA_IM_AIF1_ERR_EINT2_SHIFT              12  /* IM_AIF1_ERR_EINT2 */
+#define ARIZONA_IM_AIF1_ERR_EINT2_WIDTH               1  /* IM_AIF1_ERR_EINT2 */
+#define ARIZONA_IM_CTRLIF_ERR_EINT2              0x0800  /* IM_CTRLIF_ERR_EINT2 */
+#define ARIZONA_IM_CTRLIF_ERR_EINT2_MASK         0x0800  /* IM_CTRLIF_ERR_EINT2 */
+#define ARIZONA_IM_CTRLIF_ERR_EINT2_SHIFT            11  /* IM_CTRLIF_ERR_EINT2 */
+#define ARIZONA_IM_CTRLIF_ERR_EINT2_WIDTH             1  /* IM_CTRLIF_ERR_EINT2 */
+#define ARIZONA_IM_MIXER_DROPPED_SAMPLE_EINT2    0x0400  /* IM_MIXER_DROPPED_SAMPLE_EINT2 */
+#define ARIZONA_IM_MIXER_DROPPED_SAMPLE_EINT2_MASK 0x0400  /* IM_MIXER_DROPPED_SAMPLE_EINT2 */
+#define ARIZONA_IM_MIXER_DROPPED_SAMPLE_EINT2_SHIFT     10  /* IM_MIXER_DROPPED_SAMPLE_EINT2 */
+#define ARIZONA_IM_MIXER_DROPPED_SAMPLE_EINT2_WIDTH      1  /* IM_MIXER_DROPPED_SAMPLE_EINT2 */
+#define ARIZONA_IM_ASYNC_CLK_ENA_LOW_EINT2       0x0200  /* IM_ASYNC_CLK_ENA_LOW_EINT2 */
+#define ARIZONA_IM_ASYNC_CLK_ENA_LOW_EINT2_MASK  0x0200  /* IM_ASYNC_CLK_ENA_LOW_EINT2 */
+#define ARIZONA_IM_ASYNC_CLK_ENA_LOW_EINT2_SHIFT      9  /* IM_ASYNC_CLK_ENA_LOW_EINT2 */
+#define ARIZONA_IM_ASYNC_CLK_ENA_LOW_EINT2_WIDTH      1  /* IM_ASYNC_CLK_ENA_LOW_EINT2 */
+#define ARIZONA_IM_SYSCLK_ENA_LOW_EINT2          0x0100  /* IM_SYSCLK_ENA_LOW_EINT2 */
+#define ARIZONA_IM_SYSCLK_ENA_LOW_EINT2_MASK     0x0100  /* IM_SYSCLK_ENA_LOW_EINT2 */
+#define ARIZONA_IM_SYSCLK_ENA_LOW_EINT2_SHIFT         8  /* IM_SYSCLK_ENA_LOW_EINT2 */
+#define ARIZONA_IM_SYSCLK_ENA_LOW_EINT2_WIDTH         1  /* IM_SYSCLK_ENA_LOW_EINT2 */
+#define ARIZONA_IM_ISRC1_CFG_ERR_EINT2           0x0080  /* IM_ISRC1_CFG_ERR_EINT2 */
+#define ARIZONA_IM_ISRC1_CFG_ERR_EINT2_MASK      0x0080  /* IM_ISRC1_CFG_ERR_EINT2 */
+#define ARIZONA_IM_ISRC1_CFG_ERR_EINT2_SHIFT          7  /* IM_ISRC1_CFG_ERR_EINT2 */
+#define ARIZONA_IM_ISRC1_CFG_ERR_EINT2_WIDTH          1  /* IM_ISRC1_CFG_ERR_EINT2 */
+#define ARIZONA_IM_ISRC2_CFG_ERR_EINT2           0x0040  /* IM_ISRC2_CFG_ERR_EINT2 */
+#define ARIZONA_IM_ISRC2_CFG_ERR_EINT2_MASK      0x0040  /* IM_ISRC2_CFG_ERR_EINT2 */
+#define ARIZONA_IM_ISRC2_CFG_ERR_EINT2_SHIFT          6  /* IM_ISRC2_CFG_ERR_EINT2 */
+#define ARIZONA_IM_ISRC2_CFG_ERR_EINT2_WIDTH          1  /* IM_ISRC2_CFG_ERR_EINT2 */
+
+/*
+ * R3356 (0xD1C) - IRQ2 Status 5 Mask
+ */
+
+#define ARIZONA_IM_BOOT_DONE_EINT2               0x0100  /* IM_BOOT_DONE_EINT2 */
+#define ARIZONA_IM_BOOT_DONE_EINT2_MASK          0x0100  /* IM_BOOT_DONE_EINT2 */
+#define ARIZONA_IM_BOOT_DONE_EINT2_SHIFT              8  /* IM_BOOT_DONE_EINT2 */
+#define ARIZONA_IM_BOOT_DONE_EINT2_WIDTH              1  /* IM_BOOT_DONE_EINT2 */
+#define ARIZONA_IM_DCS_DAC_DONE_EINT2            0x0080  /* IM_DCS_DAC_DONE_EINT2 */
+#define ARIZONA_IM_DCS_DAC_DONE_EINT2_MASK       0x0080  /* IM_DCS_DAC_DONE_EINT2 */
+#define ARIZONA_IM_DCS_DAC_DONE_EINT2_SHIFT           7  /* IM_DCS_DAC_DONE_EINT2 */
+#define ARIZONA_IM_DCS_DAC_DONE_EINT2_WIDTH           1  /* IM_DCS_DAC_DONE_EINT2 */
+#define ARIZONA_IM_DCS_HP_DONE_EINT2             0x0040  /* IM_DCS_HP_DONE_EINT2 */
+#define ARIZONA_IM_DCS_HP_DONE_EINT2_MASK        0x0040  /* IM_DCS_HP_DONE_EINT2 */
+#define ARIZONA_IM_DCS_HP_DONE_EINT2_SHIFT            6  /* IM_DCS_HP_DONE_EINT2 */
+#define ARIZONA_IM_DCS_HP_DONE_EINT2_WIDTH            1  /* IM_DCS_HP_DONE_EINT2 */
+#define ARIZONA_IM_FLL2_CLOCK_OK_EINT2           0x0002  /* IM_FLL2_CLOCK_OK_EINT2 */
+#define ARIZONA_IM_FLL2_CLOCK_OK_EINT2_MASK      0x0002  /* IM_FLL2_CLOCK_OK_EINT2 */
+#define ARIZONA_IM_FLL2_CLOCK_OK_EINT2_SHIFT          1  /* IM_FLL2_CLOCK_OK_EINT2 */
+#define ARIZONA_IM_FLL2_CLOCK_OK_EINT2_WIDTH          1  /* IM_FLL2_CLOCK_OK_EINT2 */
+#define ARIZONA_IM_FLL1_CLOCK_OK_EINT2           0x0001  /* IM_FLL1_CLOCK_OK_EINT2 */
+#define ARIZONA_IM_FLL1_CLOCK_OK_EINT2_MASK      0x0001  /* IM_FLL1_CLOCK_OK_EINT2 */
+#define ARIZONA_IM_FLL1_CLOCK_OK_EINT2_SHIFT          0  /* IM_FLL1_CLOCK_OK_EINT2 */
+#define ARIZONA_IM_FLL1_CLOCK_OK_EINT2_WIDTH          1  /* IM_FLL1_CLOCK_OK_EINT2 */
+
+/*
+ * R3359 (0xD1F) - IRQ2 Control
+ */
+#define ARIZONA_IM_IRQ2                          0x0001  /* IM_IRQ2 */
+#define ARIZONA_IM_IRQ2_MASK                     0x0001  /* IM_IRQ2 */
+#define ARIZONA_IM_IRQ2_SHIFT                         0  /* IM_IRQ2 */
+#define ARIZONA_IM_IRQ2_WIDTH                         1  /* IM_IRQ2 */
+
+/*
+ * R3360 (0xD20) - Interrupt Raw Status 2
+ */
+#define ARIZONA_DSP1_RAM_RDY_STS                 0x0100  /* DSP1_RAM_RDY_STS */
+#define ARIZONA_DSP1_RAM_RDY_STS_MASK            0x0100  /* DSP1_RAM_RDY_STS */
+#define ARIZONA_DSP1_RAM_RDY_STS_SHIFT                8  /* DSP1_RAM_RDY_STS */
+#define ARIZONA_DSP1_RAM_RDY_STS_WIDTH                1  /* DSP1_RAM_RDY_STS */
+#define ARIZONA_DSP_IRQ2_STS                     0x0002  /* DSP_IRQ2_STS */
+#define ARIZONA_DSP_IRQ2_STS_MASK                0x0002  /* DSP_IRQ2_STS */
+#define ARIZONA_DSP_IRQ2_STS_SHIFT                    1  /* DSP_IRQ2_STS */
+#define ARIZONA_DSP_IRQ2_STS_WIDTH                    1  /* DSP_IRQ2_STS */
+#define ARIZONA_DSP_IRQ1_STS                     0x0001  /* DSP_IRQ1_STS */
+#define ARIZONA_DSP_IRQ1_STS_MASK                0x0001  /* DSP_IRQ1_STS */
+#define ARIZONA_DSP_IRQ1_STS_SHIFT                    0  /* DSP_IRQ1_STS */
+#define ARIZONA_DSP_IRQ1_STS_WIDTH                    1  /* DSP_IRQ1_STS */
+
+/*
+ * R3361 (0xD21) - Interrupt Raw Status 3
+ */
+#define ARIZONA_SPK_SHUTDOWN_WARN_STS            0x8000  /* SPK_SHUTDOWN_WARN_STS */
+#define ARIZONA_SPK_SHUTDOWN_WARN_STS_MASK       0x8000  /* SPK_SHUTDOWN_WARN_STS */
+#define ARIZONA_SPK_SHUTDOWN_WARN_STS_SHIFT          15  /* SPK_SHUTDOWN_WARN_STS */
+#define ARIZONA_SPK_SHUTDOWN_WARN_STS_WIDTH           1  /* SPK_SHUTDOWN_WARN_STS */
+#define ARIZONA_SPK_SHUTDOWN_STS                 0x4000  /* SPK_SHUTDOWN_STS */
+#define ARIZONA_SPK_SHUTDOWN_STS_MASK            0x4000  /* SPK_SHUTDOWN_STS */
+#define ARIZONA_SPK_SHUTDOWN_STS_SHIFT               14  /* SPK_SHUTDOWN_STS */
+#define ARIZONA_SPK_SHUTDOWN_STS_WIDTH                1  /* SPK_SHUTDOWN_STS */
+#define ARIZONA_HPDET_STS                        0x2000  /* HPDET_STS */
+#define ARIZONA_HPDET_STS_MASK                   0x2000  /* HPDET_STS */
+#define ARIZONA_HPDET_STS_SHIFT                      13  /* HPDET_STS */
+#define ARIZONA_HPDET_STS_WIDTH                       1  /* HPDET_STS */
+#define ARIZONA_MICDET_STS                       0x1000  /* MICDET_STS */
+#define ARIZONA_MICDET_STS_MASK                  0x1000  /* MICDET_STS */
+#define ARIZONA_MICDET_STS_SHIFT                     12  /* MICDET_STS */
+#define ARIZONA_MICDET_STS_WIDTH                      1  /* MICDET_STS */
+#define ARIZONA_WSEQ_DONE_STS                    0x0800  /* WSEQ_DONE_STS */
+#define ARIZONA_WSEQ_DONE_STS_MASK               0x0800  /* WSEQ_DONE_STS */
+#define ARIZONA_WSEQ_DONE_STS_SHIFT                  11  /* WSEQ_DONE_STS */
+#define ARIZONA_WSEQ_DONE_STS_WIDTH                   1  /* WSEQ_DONE_STS */
+#define ARIZONA_DRC2_SIG_DET_STS                 0x0400  /* DRC2_SIG_DET_STS */
+#define ARIZONA_DRC2_SIG_DET_STS_MASK            0x0400  /* DRC2_SIG_DET_STS */
+#define ARIZONA_DRC2_SIG_DET_STS_SHIFT               10  /* DRC2_SIG_DET_STS */
+#define ARIZONA_DRC2_SIG_DET_STS_WIDTH                1  /* DRC2_SIG_DET_STS */
+#define ARIZONA_DRC1_SIG_DET_STS                 0x0200  /* DRC1_SIG_DET_STS */
+#define ARIZONA_DRC1_SIG_DET_STS_MASK            0x0200  /* DRC1_SIG_DET_STS */
+#define ARIZONA_DRC1_SIG_DET_STS_SHIFT                9  /* DRC1_SIG_DET_STS */
+#define ARIZONA_DRC1_SIG_DET_STS_WIDTH                1  /* DRC1_SIG_DET_STS */
+#define ARIZONA_ASRC2_LOCK_STS                   0x0100  /* ASRC2_LOCK_STS */
+#define ARIZONA_ASRC2_LOCK_STS_MASK              0x0100  /* ASRC2_LOCK_STS */
+#define ARIZONA_ASRC2_LOCK_STS_SHIFT                  8  /* ASRC2_LOCK_STS */
+#define ARIZONA_ASRC2_LOCK_STS_WIDTH                  1  /* ASRC2_LOCK_STS */
+#define ARIZONA_ASRC1_LOCK_STS                   0x0080  /* ASRC1_LOCK_STS */
+#define ARIZONA_ASRC1_LOCK_STS_MASK              0x0080  /* ASRC1_LOCK_STS */
+#define ARIZONA_ASRC1_LOCK_STS_SHIFT                  7  /* ASRC1_LOCK_STS */
+#define ARIZONA_ASRC1_LOCK_STS_WIDTH                  1  /* ASRC1_LOCK_STS */
+#define ARIZONA_UNDERCLOCKED_STS                 0x0040  /* UNDERCLOCKED_STS */
+#define ARIZONA_UNDERCLOCKED_STS_MASK            0x0040  /* UNDERCLOCKED_STS */
+#define ARIZONA_UNDERCLOCKED_STS_SHIFT                6  /* UNDERCLOCKED_STS */
+#define ARIZONA_UNDERCLOCKED_STS_WIDTH                1  /* UNDERCLOCKED_STS */
+#define ARIZONA_OVERCLOCKED_STS                  0x0020  /* OVERCLOCKED_STS */
+#define ARIZONA_OVERCLOCKED_STS_MASK             0x0020  /* OVERCLOCKED_STS */
+#define ARIZONA_OVERCLOCKED_STS_SHIFT                 5  /* OVERCLOCKED_STS */
+#define ARIZONA_OVERCLOCKED_STS_WIDTH                 1  /* OVERCLOCKED_STS */
+#define ARIZONA_FLL2_LOCK_STS                    0x0008  /* FLL2_LOCK_STS */
+#define ARIZONA_FLL2_LOCK_STS_MASK               0x0008  /* FLL2_LOCK_STS */
+#define ARIZONA_FLL2_LOCK_STS_SHIFT                   3  /* FLL2_LOCK_STS */
+#define ARIZONA_FLL2_LOCK_STS_WIDTH                   1  /* FLL2_LOCK_STS */
+#define ARIZONA_FLL1_LOCK_STS                    0x0004  /* FLL1_LOCK_STS */
+#define ARIZONA_FLL1_LOCK_STS_MASK               0x0004  /* FLL1_LOCK_STS */
+#define ARIZONA_FLL1_LOCK_STS_SHIFT                   2  /* FLL1_LOCK_STS */
+#define ARIZONA_FLL1_LOCK_STS_WIDTH                   1  /* FLL1_LOCK_STS */
+#define ARIZONA_CLKGEN_ERR_STS                   0x0002  /* CLKGEN_ERR_STS */
+#define ARIZONA_CLKGEN_ERR_STS_MASK              0x0002  /* CLKGEN_ERR_STS */
+#define ARIZONA_CLKGEN_ERR_STS_SHIFT                  1  /* CLKGEN_ERR_STS */
+#define ARIZONA_CLKGEN_ERR_STS_WIDTH                  1  /* CLKGEN_ERR_STS */
+#define ARIZONA_CLKGEN_ERR_ASYNC_STS             0x0001  /* CLKGEN_ERR_ASYNC_STS */
+#define ARIZONA_CLKGEN_ERR_ASYNC_STS_MASK        0x0001  /* CLKGEN_ERR_ASYNC_STS */
+#define ARIZONA_CLKGEN_ERR_ASYNC_STS_SHIFT            0  /* CLKGEN_ERR_ASYNC_STS */
+#define ARIZONA_CLKGEN_ERR_ASYNC_STS_WIDTH            1  /* CLKGEN_ERR_ASYNC_STS */
+
+/*
+ * R3362 (0xD22) - Interrupt Raw Status 4
+ */
+#define ARIZONA_ASRC_CFG_ERR_STS                 0x8000  /* ASRC_CFG_ERR_STS */
+#define ARIZONA_ASRC_CFG_ERR_STS_MASK            0x8000  /* ASRC_CFG_ERR_STS */
+#define ARIZONA_ASRC_CFG_ERR_STS_SHIFT               15  /* ASRC_CFG_ERR_STS */
+#define ARIZONA_ASRC_CFG_ERR_STS_WIDTH                1  /* ASRC_CFG_ERR_STS */
+#define ARIZONA_AIF3_ERR_STS                     0x4000  /* AIF3_ERR_STS */
+#define ARIZONA_AIF3_ERR_STS_MASK                0x4000  /* AIF3_ERR_STS */
+#define ARIZONA_AIF3_ERR_STS_SHIFT                   14  /* AIF3_ERR_STS */
+#define ARIZONA_AIF3_ERR_STS_WIDTH                    1  /* AIF3_ERR_STS */
+#define ARIZONA_AIF2_ERR_STS                     0x2000  /* AIF2_ERR_STS */
+#define ARIZONA_AIF2_ERR_STS_MASK                0x2000  /* AIF2_ERR_STS */
+#define ARIZONA_AIF2_ERR_STS_SHIFT                   13  /* AIF2_ERR_STS */
+#define ARIZONA_AIF2_ERR_STS_WIDTH                    1  /* AIF2_ERR_STS */
+#define ARIZONA_AIF1_ERR_STS                     0x1000  /* AIF1_ERR_STS */
+#define ARIZONA_AIF1_ERR_STS_MASK                0x1000  /* AIF1_ERR_STS */
+#define ARIZONA_AIF1_ERR_STS_SHIFT                   12  /* AIF1_ERR_STS */
+#define ARIZONA_AIF1_ERR_STS_WIDTH                    1  /* AIF1_ERR_STS */
+#define ARIZONA_CTRLIF_ERR_STS                   0x0800  /* CTRLIF_ERR_STS */
+#define ARIZONA_CTRLIF_ERR_STS_MASK              0x0800  /* CTRLIF_ERR_STS */
+#define ARIZONA_CTRLIF_ERR_STS_SHIFT                 11  /* CTRLIF_ERR_STS */
+#define ARIZONA_CTRLIF_ERR_STS_WIDTH                  1  /* CTRLIF_ERR_STS */
+#define ARIZONA_MIXER_DROPPED_SAMPLE_STS         0x0400  /* MIXER_DROPPED_SAMPLE_STS */
+#define ARIZONA_MIXER_DROPPED_SAMPLE_STS_MASK    0x0400  /* MIXER_DROPPED_SAMPLE_STS */
+#define ARIZONA_MIXER_DROPPED_SAMPLE_STS_SHIFT       10  /* MIXER_DROPPED_SAMPLE_STS */
+#define ARIZONA_MIXER_DROPPED_SAMPLE_STS_WIDTH        1  /* MIXER_DROPPED_SAMPLE_STS */
+#define ARIZONA_ASYNC_CLK_ENA_LOW_STS            0x0200  /* ASYNC_CLK_ENA_LOW_STS */
+#define ARIZONA_ASYNC_CLK_ENA_LOW_STS_MASK       0x0200  /* ASYNC_CLK_ENA_LOW_STS */
+#define ARIZONA_ASYNC_CLK_ENA_LOW_STS_SHIFT           9  /* ASYNC_CLK_ENA_LOW_STS */
+#define ARIZONA_ASYNC_CLK_ENA_LOW_STS_WIDTH           1  /* ASYNC_CLK_ENA_LOW_STS */
+#define ARIZONA_SYSCLK_ENA_LOW_STS               0x0100  /* SYSCLK_ENA_LOW_STS */
+#define ARIZONA_SYSCLK_ENA_LOW_STS_MASK          0x0100  /* SYSCLK_ENA_LOW_STS */
+#define ARIZONA_SYSCLK_ENA_LOW_STS_SHIFT              8  /* SYSCLK_ENA_LOW_STS */
+#define ARIZONA_SYSCLK_ENA_LOW_STS_WIDTH              1  /* SYSCLK_ENA_LOW_STS */
+#define ARIZONA_ISRC1_CFG_ERR_STS                0x0080  /* ISRC1_CFG_ERR_STS */
+#define ARIZONA_ISRC1_CFG_ERR_STS_MASK           0x0080  /* ISRC1_CFG_ERR_STS */
+#define ARIZONA_ISRC1_CFG_ERR_STS_SHIFT               7  /* ISRC1_CFG_ERR_STS */
+#define ARIZONA_ISRC1_CFG_ERR_STS_WIDTH               1  /* ISRC1_CFG_ERR_STS */
+#define ARIZONA_ISRC2_CFG_ERR_STS                0x0040  /* ISRC2_CFG_ERR_STS */
+#define ARIZONA_ISRC2_CFG_ERR_STS_MASK           0x0040  /* ISRC2_CFG_ERR_STS */
+#define ARIZONA_ISRC2_CFG_ERR_STS_SHIFT               6  /* ISRC2_CFG_ERR_STS */
+#define ARIZONA_ISRC2_CFG_ERR_STS_WIDTH               1  /* ISRC2_CFG_ERR_STS */
+
+/*
+ * R3363 (0xD23) - Interrupt Raw Status 5
+ */
+#define ARIZONA_BOOT_DONE_STS                    0x0100  /* BOOT_DONE_STS */
+#define ARIZONA_BOOT_DONE_STS_MASK               0x0100  /* BOOT_DONE_STS */
+#define ARIZONA_BOOT_DONE_STS_SHIFT                   8  /* BOOT_DONE_STS */
+#define ARIZONA_BOOT_DONE_STS_WIDTH                   1  /* BOOT_DONE_STS */
+#define ARIZONA_DCS_DAC_DONE_STS                 0x0080  /* DCS_DAC_DONE_STS */
+#define ARIZONA_DCS_DAC_DONE_STS_MASK            0x0080  /* DCS_DAC_DONE_STS */
+#define ARIZONA_DCS_DAC_DONE_STS_SHIFT                7  /* DCS_DAC_DONE_STS */
+#define ARIZONA_DCS_DAC_DONE_STS_WIDTH                1  /* DCS_DAC_DONE_STS */
+#define ARIZONA_DCS_HP_DONE_STS                  0x0040  /* DCS_HP_DONE_STS */
+#define ARIZONA_DCS_HP_DONE_STS_MASK             0x0040  /* DCS_HP_DONE_STS */
+#define ARIZONA_DCS_HP_DONE_STS_SHIFT                 6  /* DCS_HP_DONE_STS */
+#define ARIZONA_DCS_HP_DONE_STS_WIDTH                 1  /* DCS_HP_DONE_STS */
+#define ARIZONA_FLL2_CLOCK_OK_STS                0x0002  /* FLL2_CLOCK_OK_STS */
+#define ARIZONA_FLL2_CLOCK_OK_STS_MASK           0x0002  /* FLL2_CLOCK_OK_STS */
+#define ARIZONA_FLL2_CLOCK_OK_STS_SHIFT               1  /* FLL2_CLOCK_OK_STS */
+#define ARIZONA_FLL2_CLOCK_OK_STS_WIDTH               1  /* FLL2_CLOCK_OK_STS */
+#define ARIZONA_FLL1_CLOCK_OK_STS                0x0001  /* FLL1_CLOCK_OK_STS */
+#define ARIZONA_FLL1_CLOCK_OK_STS_MASK           0x0001  /* FLL1_CLOCK_OK_STS */
+#define ARIZONA_FLL1_CLOCK_OK_STS_SHIFT               0  /* FLL1_CLOCK_OK_STS */
+#define ARIZONA_FLL1_CLOCK_OK_STS_WIDTH               1  /* FLL1_CLOCK_OK_STS */
+
+/*
+ * R3364 (0xD24) - Interrupt Raw Status 6
+ */
+#define ARIZONA_PWM_OVERCLOCKED_STS              0x2000  /* PWM_OVERCLOCKED_STS */
+#define ARIZONA_PWM_OVERCLOCKED_STS_MASK         0x2000  /* PWM_OVERCLOCKED_STS */
+#define ARIZONA_PWM_OVERCLOCKED_STS_SHIFT            13  /* PWM_OVERCLOCKED_STS */
+#define ARIZONA_PWM_OVERCLOCKED_STS_WIDTH             1  /* PWM_OVERCLOCKED_STS */
+#define ARIZONA_FX_CORE_OVERCLOCKED_STS          0x1000  /* FX_CORE_OVERCLOCKED_STS */
+#define ARIZONA_FX_CORE_OVERCLOCKED_STS_MASK     0x1000  /* FX_CORE_OVERCLOCKED_STS */
+#define ARIZONA_FX_CORE_OVERCLOCKED_STS_SHIFT        12  /* FX_CORE_OVERCLOCKED_STS */
+#define ARIZONA_FX_CORE_OVERCLOCKED_STS_WIDTH         1  /* FX_CORE_OVERCLOCKED_STS */
+#define ARIZONA_DAC_SYS_OVERCLOCKED_STS          0x0400  /* DAC_SYS_OVERCLOCKED_STS */
+#define ARIZONA_DAC_SYS_OVERCLOCKED_STS_MASK     0x0400  /* DAC_SYS_OVERCLOCKED_STS */
+#define ARIZONA_DAC_SYS_OVERCLOCKED_STS_SHIFT        10  /* DAC_SYS_OVERCLOCKED_STS */
+#define ARIZONA_DAC_SYS_OVERCLOCKED_STS_WIDTH         1  /* DAC_SYS_OVERCLOCKED_STS */
+#define ARIZONA_DAC_WARP_OVERCLOCKED_STS         0x0200  /* DAC_WARP_OVERCLOCKED_STS */
+#define ARIZONA_DAC_WARP_OVERCLOCKED_STS_MASK    0x0200  /* DAC_WARP_OVERCLOCKED_STS */
+#define ARIZONA_DAC_WARP_OVERCLOCKED_STS_SHIFT        9  /* DAC_WARP_OVERCLOCKED_STS */
+#define ARIZONA_DAC_WARP_OVERCLOCKED_STS_WIDTH        1  /* DAC_WARP_OVERCLOCKED_STS */
+#define ARIZONA_ADC_OVERCLOCKED_STS              0x0100  /* ADC_OVERCLOCKED_STS */
+#define ARIZONA_ADC_OVERCLOCKED_STS_MASK         0x0100  /* ADC_OVERCLOCKED_STS */
+#define ARIZONA_ADC_OVERCLOCKED_STS_SHIFT             8  /* ADC_OVERCLOCKED_STS */
+#define ARIZONA_ADC_OVERCLOCKED_STS_WIDTH             1  /* ADC_OVERCLOCKED_STS */
+#define ARIZONA_MIXER_OVERCLOCKED_STS            0x0080  /* MIXER_OVERCLOCKED_STS */
+#define ARIZONA_MIXER_OVERCLOCKED_STS_MASK       0x0080  /* MIXER_OVERCLOCKED_STS */
+#define ARIZONA_MIXER_OVERCLOCKED_STS_SHIFT           7  /* MIXER_OVERCLOCKED_STS */
+#define ARIZONA_MIXER_OVERCLOCKED_STS_WIDTH           1  /* MIXER_OVERCLOCKED_STS */
+#define ARIZONA_AIF3_ASYNC_OVERCLOCKED_STS       0x0040  /* AIF3_ASYNC_OVERCLOCKED_STS */
+#define ARIZONA_AIF3_ASYNC_OVERCLOCKED_STS_MASK  0x0040  /* AIF3_ASYNC_OVERCLOCKED_STS */
+#define ARIZONA_AIF3_ASYNC_OVERCLOCKED_STS_SHIFT      6  /* AIF3_ASYNC_OVERCLOCKED_STS */
+#define ARIZONA_AIF3_ASYNC_OVERCLOCKED_STS_WIDTH      1  /* AIF3_ASYNC_OVERCLOCKED_STS */
+#define ARIZONA_AIF2_ASYNC_OVERCLOCKED_STS       0x0020  /* AIF2_ASYNC_OVERCLOCKED_STS */
+#define ARIZONA_AIF2_ASYNC_OVERCLOCKED_STS_MASK  0x0020  /* AIF2_ASYNC_OVERCLOCKED_STS */
+#define ARIZONA_AIF2_ASYNC_OVERCLOCKED_STS_SHIFT      5  /* AIF2_ASYNC_OVERCLOCKED_STS */
+#define ARIZONA_AIF2_ASYNC_OVERCLOCKED_STS_WIDTH      1  /* AIF2_ASYNC_OVERCLOCKED_STS */
+#define ARIZONA_AIF1_ASYNC_OVERCLOCKED_STS       0x0010  /* AIF1_ASYNC_OVERCLOCKED_STS */
+#define ARIZONA_AIF1_ASYNC_OVERCLOCKED_STS_MASK  0x0010  /* AIF1_ASYNC_OVERCLOCKED_STS */
+#define ARIZONA_AIF1_ASYNC_OVERCLOCKED_STS_SHIFT      4  /* AIF1_ASYNC_OVERCLOCKED_STS */
+#define ARIZONA_AIF1_ASYNC_OVERCLOCKED_STS_WIDTH      1  /* AIF1_ASYNC_OVERCLOCKED_STS */
+#define ARIZONA_AIF3_SYNC_OVERCLOCKED_STS        0x0008  /* AIF3_SYNC_OVERCLOCKED_STS */
+#define ARIZONA_AIF3_SYNC_OVERCLOCKED_STS_MASK   0x0008  /* AIF3_SYNC_OVERCLOCKED_STS */
+#define ARIZONA_AIF3_SYNC_OVERCLOCKED_STS_SHIFT       3  /* AIF3_SYNC_OVERCLOCKED_STS */
+#define ARIZONA_AIF3_SYNC_OVERCLOCKED_STS_WIDTH       1  /* AIF3_SYNC_OVERCLOCKED_STS */
+#define ARIZONA_AIF2_SYNC_OVERCLOCKED_STS        0x0004  /* AIF2_SYNC_OVERCLOCKED_STS */
+#define ARIZONA_AIF2_SYNC_OVERCLOCKED_STS_MASK   0x0004  /* AIF2_SYNC_OVERCLOCKED_STS */
+#define ARIZONA_AIF2_SYNC_OVERCLOCKED_STS_SHIFT       2  /* AIF2_SYNC_OVERCLOCKED_STS */
+#define ARIZONA_AIF2_SYNC_OVERCLOCKED_STS_WIDTH       1  /* AIF2_SYNC_OVERCLOCKED_STS */
+#define ARIZONA_AIF1_SYNC_OVERCLOCKED_STS        0x0002  /* AIF1_SYNC_OVERCLOCKED_STS */
+#define ARIZONA_AIF1_SYNC_OVERCLOCKED_STS_MASK   0x0002  /* AIF1_SYNC_OVERCLOCKED_STS */
+#define ARIZONA_AIF1_SYNC_OVERCLOCKED_STS_SHIFT       1  /* AIF1_SYNC_OVERCLOCKED_STS */
+#define ARIZONA_AIF1_SYNC_OVERCLOCKED_STS_WIDTH       1  /* AIF1_SYNC_OVERCLOCKED_STS */
+#define ARIZONA_PAD_CTRL_OVERCLOCKED_STS         0x0001  /* PAD_CTRL_OVERCLOCKED_STS */
+#define ARIZONA_PAD_CTRL_OVERCLOCKED_STS_MASK    0x0001  /* PAD_CTRL_OVERCLOCKED_STS */
+#define ARIZONA_PAD_CTRL_OVERCLOCKED_STS_SHIFT        0  /* PAD_CTRL_OVERCLOCKED_STS */
+#define ARIZONA_PAD_CTRL_OVERCLOCKED_STS_WIDTH        1  /* PAD_CTRL_OVERCLOCKED_STS */
+
+/*
+ * R3365 (0xD25) - Interrupt Raw Status 7
+ */
+#define ARIZONA_SLIMBUS_SUBSYS_OVERCLOCKED_STS   0x8000  /* SLIMBUS_SUBSYS_OVERCLOCKED_STS */
+#define ARIZONA_SLIMBUS_SUBSYS_OVERCLOCKED_STS_MASK 0x8000  /* SLIMBUS_SUBSYS_OVERCLOCKED_STS */
+#define ARIZONA_SLIMBUS_SUBSYS_OVERCLOCKED_STS_SHIFT     15  /* SLIMBUS_SUBSYS_OVERCLOCKED_STS */
+#define ARIZONA_SLIMBUS_SUBSYS_OVERCLOCKED_STS_WIDTH      1  /* SLIMBUS_SUBSYS_OVERCLOCKED_STS */
+#define ARIZONA_SLIMBUS_ASYNC_OVERCLOCKED_STS    0x4000  /* SLIMBUS_ASYNC_OVERCLOCKED_STS */
+#define ARIZONA_SLIMBUS_ASYNC_OVERCLOCKED_STS_MASK 0x4000  /* SLIMBUS_ASYNC_OVERCLOCKED_STS */
+#define ARIZONA_SLIMBUS_ASYNC_OVERCLOCKED_STS_SHIFT     14  /* SLIMBUS_ASYNC_OVERCLOCKED_STS */
+#define ARIZONA_SLIMBUS_ASYNC_OVERCLOCKED_STS_WIDTH      1  /* SLIMBUS_ASYNC_OVERCLOCKED_STS */
+#define ARIZONA_SLIMBUS_SYNC_OVERCLOCKED_STS     0x2000  /* SLIMBUS_SYNC_OVERCLOCKED_STS */
+#define ARIZONA_SLIMBUS_SYNC_OVERCLOCKED_STS_MASK 0x2000  /* SLIMBUS_SYNC_OVERCLOCKED_STS */
+#define ARIZONA_SLIMBUS_SYNC_OVERCLOCKED_STS_SHIFT     13  /* SLIMBUS_SYNC_OVERCLOCKED_STS */
+#define ARIZONA_SLIMBUS_SYNC_OVERCLOCKED_STS_WIDTH      1  /* SLIMBUS_SYNC_OVERCLOCKED_STS */
+#define ARIZONA_ASRC_ASYNC_SYS_OVERCLOCKED_STS   0x1000  /* ASRC_ASYNC_SYS_OVERCLOCKED_STS */
+#define ARIZONA_ASRC_ASYNC_SYS_OVERCLOCKED_STS_MASK 0x1000  /* ASRC_ASYNC_SYS_OVERCLOCKED_STS */
+#define ARIZONA_ASRC_ASYNC_SYS_OVERCLOCKED_STS_SHIFT     12  /* ASRC_ASYNC_SYS_OVERCLOCKED_STS */
+#define ARIZONA_ASRC_ASYNC_SYS_OVERCLOCKED_STS_WIDTH      1  /* ASRC_ASYNC_SYS_OVERCLOCKED_STS */
+#define ARIZONA_ASRC_ASYNC_WARP_OVERCLOCKED_STS  0x0800  /* ASRC_ASYNC_WARP_OVERCLOCKED_STS */
+#define ARIZONA_ASRC_ASYNC_WARP_OVERCLOCKED_STS_MASK 0x0800  /* ASRC_ASYNC_WARP_OVERCLOCKED_STS */
+#define ARIZONA_ASRC_ASYNC_WARP_OVERCLOCKED_STS_SHIFT     11  /* ASRC_ASYNC_WARP_OVERCLOCKED_STS */
+#define ARIZONA_ASRC_ASYNC_WARP_OVERCLOCKED_STS_WIDTH      1  /* ASRC_ASYNC_WARP_OVERCLOCKED_STS */
+#define ARIZONA_ASRC_SYNC_SYS_OVERCLOCKED_STS    0x0400  /* ASRC_SYNC_SYS_OVERCLOCKED_STS */
+#define ARIZONA_ASRC_SYNC_SYS_OVERCLOCKED_STS_MASK 0x0400  /* ASRC_SYNC_SYS_OVERCLOCKED_STS */
+#define ARIZONA_ASRC_SYNC_SYS_OVERCLOCKED_STS_SHIFT     10  /* ASRC_SYNC_SYS_OVERCLOCKED_STS */
+#define ARIZONA_ASRC_SYNC_SYS_OVERCLOCKED_STS_WIDTH      1  /* ASRC_SYNC_SYS_OVERCLOCKED_STS */
+#define ARIZONA_ASRC_SYNC_WARP_OVERCLOCKED_STS   0x0200  /* ASRC_SYNC_WARP_OVERCLOCKED_STS */
+#define ARIZONA_ASRC_SYNC_WARP_OVERCLOCKED_STS_MASK 0x0200  /* ASRC_SYNC_WARP_OVERCLOCKED_STS */
+#define ARIZONA_ASRC_SYNC_WARP_OVERCLOCKED_STS_SHIFT      9  /* ASRC_SYNC_WARP_OVERCLOCKED_STS */
+#define ARIZONA_ASRC_SYNC_WARP_OVERCLOCKED_STS_WIDTH      1  /* ASRC_SYNC_WARP_OVERCLOCKED_STS */
+#define ARIZONA_ADSP2_1_OVERCLOCKED_STS          0x0008  /* ADSP2_1_OVERCLOCKED_STS */
+#define ARIZONA_ADSP2_1_OVERCLOCKED_STS_MASK     0x0008  /* ADSP2_1_OVERCLOCKED_STS */
+#define ARIZONA_ADSP2_1_OVERCLOCKED_STS_SHIFT         3  /* ADSP2_1_OVERCLOCKED_STS */
+#define ARIZONA_ADSP2_1_OVERCLOCKED_STS_WIDTH         1  /* ADSP2_1_OVERCLOCKED_STS */
+#define ARIZONA_ISRC2_OVERCLOCKED_STS            0x0002  /* ISRC2_OVERCLOCKED_STS */
+#define ARIZONA_ISRC2_OVERCLOCKED_STS_MASK       0x0002  /* ISRC2_OVERCLOCKED_STS */
+#define ARIZONA_ISRC2_OVERCLOCKED_STS_SHIFT           1  /* ISRC2_OVERCLOCKED_STS */
+#define ARIZONA_ISRC2_OVERCLOCKED_STS_WIDTH           1  /* ISRC2_OVERCLOCKED_STS */
+#define ARIZONA_ISRC1_OVERCLOCKED_STS            0x0001  /* ISRC1_OVERCLOCKED_STS */
+#define ARIZONA_ISRC1_OVERCLOCKED_STS_MASK       0x0001  /* ISRC1_OVERCLOCKED_STS */
+#define ARIZONA_ISRC1_OVERCLOCKED_STS_SHIFT           0  /* ISRC1_OVERCLOCKED_STS */
+#define ARIZONA_ISRC1_OVERCLOCKED_STS_WIDTH           1  /* ISRC1_OVERCLOCKED_STS */
+
+/*
+ * R3366 (0xD26) - Interrupt Raw Status 8
+ */
+#define ARIZONA_AIF3_UNDERCLOCKED_STS            0x0400  /* AIF3_UNDERCLOCKED_STS */
+#define ARIZONA_AIF3_UNDERCLOCKED_STS_MASK       0x0400  /* AIF3_UNDERCLOCKED_STS */
+#define ARIZONA_AIF3_UNDERCLOCKED_STS_SHIFT          10  /* AIF3_UNDERCLOCKED_STS */
+#define ARIZONA_AIF3_UNDERCLOCKED_STS_WIDTH           1  /* AIF3_UNDERCLOCKED_STS */
+#define ARIZONA_AIF2_UNDERCLOCKED_STS            0x0200  /* AIF2_UNDERCLOCKED_STS */
+#define ARIZONA_AIF2_UNDERCLOCKED_STS_MASK       0x0200  /* AIF2_UNDERCLOCKED_STS */
+#define ARIZONA_AIF2_UNDERCLOCKED_STS_SHIFT           9  /* AIF2_UNDERCLOCKED_STS */
+#define ARIZONA_AIF2_UNDERCLOCKED_STS_WIDTH           1  /* AIF2_UNDERCLOCKED_STS */
+#define ARIZONA_AIF1_UNDERCLOCKED_STS            0x0100  /* AIF1_UNDERCLOCKED_STS */
+#define ARIZONA_AIF1_UNDERCLOCKED_STS_MASK       0x0100  /* AIF1_UNDERCLOCKED_STS */
+#define ARIZONA_AIF1_UNDERCLOCKED_STS_SHIFT           8  /* AIF1_UNDERCLOCKED_STS */
+#define ARIZONA_AIF1_UNDERCLOCKED_STS_WIDTH           1  /* AIF1_UNDERCLOCKED_STS */
+#define ARIZONA_ISRC2_UNDERCLOCKED_STS           0x0040  /* ISRC2_UNDERCLOCKED_STS */
+#define ARIZONA_ISRC2_UNDERCLOCKED_STS_MASK      0x0040  /* ISRC2_UNDERCLOCKED_STS */
+#define ARIZONA_ISRC2_UNDERCLOCKED_STS_SHIFT          6  /* ISRC2_UNDERCLOCKED_STS */
+#define ARIZONA_ISRC2_UNDERCLOCKED_STS_WIDTH          1  /* ISRC2_UNDERCLOCKED_STS */
+#define ARIZONA_ISRC1_UNDERCLOCKED_STS           0x0020  /* ISRC1_UNDERCLOCKED_STS */
+#define ARIZONA_ISRC1_UNDERCLOCKED_STS_MASK      0x0020  /* ISRC1_UNDERCLOCKED_STS */
+#define ARIZONA_ISRC1_UNDERCLOCKED_STS_SHIFT          5  /* ISRC1_UNDERCLOCKED_STS */
+#define ARIZONA_ISRC1_UNDERCLOCKED_STS_WIDTH          1  /* ISRC1_UNDERCLOCKED_STS */
+#define ARIZONA_FX_UNDERCLOCKED_STS              0x0010  /* FX_UNDERCLOCKED_STS */
+#define ARIZONA_FX_UNDERCLOCKED_STS_MASK         0x0010  /* FX_UNDERCLOCKED_STS */
+#define ARIZONA_FX_UNDERCLOCKED_STS_SHIFT             4  /* FX_UNDERCLOCKED_STS */
+#define ARIZONA_FX_UNDERCLOCKED_STS_WIDTH             1  /* FX_UNDERCLOCKED_STS */
+#define ARIZONA_ASRC_UNDERCLOCKED_STS            0x0008  /* ASRC_UNDERCLOCKED_STS */
+#define ARIZONA_ASRC_UNDERCLOCKED_STS_MASK       0x0008  /* ASRC_UNDERCLOCKED_STS */
+#define ARIZONA_ASRC_UNDERCLOCKED_STS_SHIFT           3  /* ASRC_UNDERCLOCKED_STS */
+#define ARIZONA_ASRC_UNDERCLOCKED_STS_WIDTH           1  /* ASRC_UNDERCLOCKED_STS */
+#define ARIZONA_DAC_UNDERCLOCKED_STS             0x0004  /* DAC_UNDERCLOCKED_STS */
+#define ARIZONA_DAC_UNDERCLOCKED_STS_MASK        0x0004  /* DAC_UNDERCLOCKED_STS */
+#define ARIZONA_DAC_UNDERCLOCKED_STS_SHIFT            2  /* DAC_UNDERCLOCKED_STS */
+#define ARIZONA_DAC_UNDERCLOCKED_STS_WIDTH            1  /* DAC_UNDERCLOCKED_STS */
+#define ARIZONA_ADC_UNDERCLOCKED_STS             0x0002  /* ADC_UNDERCLOCKED_STS */
+#define ARIZONA_ADC_UNDERCLOCKED_STS_MASK        0x0002  /* ADC_UNDERCLOCKED_STS */
+#define ARIZONA_ADC_UNDERCLOCKED_STS_SHIFT            1  /* ADC_UNDERCLOCKED_STS */
+#define ARIZONA_ADC_UNDERCLOCKED_STS_WIDTH            1  /* ADC_UNDERCLOCKED_STS */
+#define ARIZONA_MIXER_UNDERCLOCKED_STS           0x0001  /* MIXER_UNDERCLOCKED_STS */
+#define ARIZONA_MIXER_UNDERCLOCKED_STS_MASK      0x0001  /* MIXER_UNDERCLOCKED_STS */
+#define ARIZONA_MIXER_UNDERCLOCKED_STS_SHIFT          0  /* MIXER_UNDERCLOCKED_STS */
+#define ARIZONA_MIXER_UNDERCLOCKED_STS_WIDTH          1  /* MIXER_UNDERCLOCKED_STS */
+
+/*
+ * R3392 (0xD40) - IRQ Pin Status
+ */
+#define ARIZONA_IRQ2_STS                         0x0002  /* IRQ2_STS */
+#define ARIZONA_IRQ2_STS_MASK                    0x0002  /* IRQ2_STS */
+#define ARIZONA_IRQ2_STS_SHIFT                        1  /* IRQ2_STS */
+#define ARIZONA_IRQ2_STS_WIDTH                        1  /* IRQ2_STS */
+#define ARIZONA_IRQ1_STS                         0x0001  /* IRQ1_STS */
+#define ARIZONA_IRQ1_STS_MASK                    0x0001  /* IRQ1_STS */
+#define ARIZONA_IRQ1_STS_SHIFT                        0  /* IRQ1_STS */
+#define ARIZONA_IRQ1_STS_WIDTH                        1  /* IRQ1_STS */
+
+/*
+ * R3393 (0xD41) - ADSP2 IRQ0
+ */
+#define ARIZONA_DSP_IRQ2                         0x0002  /* DSP_IRQ2 */
+#define ARIZONA_DSP_IRQ2_MASK                    0x0002  /* DSP_IRQ2 */
+#define ARIZONA_DSP_IRQ2_SHIFT                        1  /* DSP_IRQ2 */
+#define ARIZONA_DSP_IRQ2_WIDTH                        1  /* DSP_IRQ2 */
+#define ARIZONA_DSP_IRQ1                         0x0001  /* DSP_IRQ1 */
+#define ARIZONA_DSP_IRQ1_MASK                    0x0001  /* DSP_IRQ1 */
+#define ARIZONA_DSP_IRQ1_SHIFT                        0  /* DSP_IRQ1 */
+#define ARIZONA_DSP_IRQ1_WIDTH                        1  /* DSP_IRQ1 */
+
+/*
+ * R3408 (0xD50) - AOD wkup and trig
+ */
+#define ARIZONA_GP5_FALL_TRIG_STS                0x0020  /* GP5_FALL_TRIG_STS */
+#define ARIZONA_GP5_FALL_TRIG_STS_MASK           0x0020  /* GP5_FALL_TRIG_STS */
+#define ARIZONA_GP5_FALL_TRIG_STS_SHIFT               5  /* GP5_FALL_TRIG_STS */
+#define ARIZONA_GP5_FALL_TRIG_STS_WIDTH               1  /* GP5_FALL_TRIG_STS */
+#define ARIZONA_GP5_RISE_TRIG_STS                0x0010  /* GP5_RISE_TRIG_STS */
+#define ARIZONA_GP5_RISE_TRIG_STS_MASK           0x0010  /* GP5_RISE_TRIG_STS */
+#define ARIZONA_GP5_RISE_TRIG_STS_SHIFT               4  /* GP5_RISE_TRIG_STS */
+#define ARIZONA_GP5_RISE_TRIG_STS_WIDTH               1  /* GP5_RISE_TRIG_STS */
+#define ARIZONA_JD1_FALL_TRIG_STS                0x0008  /* JD1_FALL_TRIG_STS */
+#define ARIZONA_JD1_FALL_TRIG_STS_MASK           0x0008  /* JD1_FALL_TRIG_STS */
+#define ARIZONA_JD1_FALL_TRIG_STS_SHIFT               3  /* JD1_FALL_TRIG_STS */
+#define ARIZONA_JD1_FALL_TRIG_STS_WIDTH               1  /* JD1_FALL_TRIG_STS */
+#define ARIZONA_JD1_RISE_TRIG_STS                0x0004  /* JD1_RISE_TRIG_STS */
+#define ARIZONA_JD1_RISE_TRIG_STS_MASK           0x0004  /* JD1_RISE_TRIG_STS */
+#define ARIZONA_JD1_RISE_TRIG_STS_SHIFT               2  /* JD1_RISE_TRIG_STS */
+#define ARIZONA_JD1_RISE_TRIG_STS_WIDTH               1  /* JD1_RISE_TRIG_STS */
+#define ARIZONA_JD2_FALL_TRIG_STS                0x0002  /* JD2_FALL_TRIG_STS */
+#define ARIZONA_JD2_FALL_TRIG_STS_MASK           0x0002  /* JD2_FALL_TRIG_STS */
+#define ARIZONA_JD2_FALL_TRIG_STS_SHIFT               1  /* JD2_FALL_TRIG_STS */
+#define ARIZONA_JD2_FALL_TRIG_STS_WIDTH               1  /* JD2_FALL_TRIG_STS */
+#define ARIZONA_JD2_RISE_TRIG_STS                0x0001  /* JD2_RISE_TRIG_STS */
+#define ARIZONA_JD2_RISE_TRIG_STS_MASK           0x0001  /* JD2_RISE_TRIG_STS */
+#define ARIZONA_JD2_RISE_TRIG_STS_SHIFT               0  /* JD2_RISE_TRIG_STS */
+#define ARIZONA_JD2_RISE_TRIG_STS_WIDTH               1  /* JD2_RISE_TRIG_STS */
+
+/*
+ * R3409 (0xD51) - AOD IRQ1
+ */
+#define ARIZONA_GP5_FALL_EINT1                   0x0020  /* GP5_FALL_EINT1 */
+#define ARIZONA_GP5_FALL_EINT1_MASK              0x0020  /* GP5_FALL_EINT1 */
+#define ARIZONA_GP5_FALL_EINT1_SHIFT                  5  /* GP5_FALL_EINT1 */
+#define ARIZONA_GP5_FALL_EINT1_WIDTH                  1  /* GP5_FALL_EINT1 */
+#define ARIZONA_GP5_RISE_EINT1                   0x0010  /* GP5_RISE_EINT1 */
+#define ARIZONA_GP5_RISE_EINT1_MASK              0x0010  /* GP5_RISE_EINT1 */
+#define ARIZONA_GP5_RISE_EINT1_SHIFT                  4  /* GP5_RISE_EINT1 */
+#define ARIZONA_GP5_RISE_EINT1_WIDTH                  1  /* GP5_RISE_EINT1 */
+#define ARIZONA_JD1_FALL_EINT1                   0x0008  /* JD1_FALL_EINT1 */
+#define ARIZONA_JD1_FALL_EINT1_MASK              0x0008  /* JD1_FALL_EINT1 */
+#define ARIZONA_JD1_FALL_EINT1_SHIFT                  3  /* JD1_FALL_EINT1 */
+#define ARIZONA_JD1_FALL_EINT1_WIDTH                  1  /* JD1_FALL_EINT1 */
+#define ARIZONA_JD1_RISE_EINT1                   0x0004  /* JD1_RISE_EINT1 */
+#define ARIZONA_JD1_RISE_EINT1_MASK              0x0004  /* JD1_RISE_EINT1 */
+#define ARIZONA_JD1_RISE_EINT1_SHIFT                  2  /* JD1_RISE_EINT1 */
+#define ARIZONA_JD1_RISE_EINT1_WIDTH                  1  /* JD1_RISE_EINT1 */
+#define ARIZONA_JD2_FALL_EINT1                   0x0002  /* JD2_FALL_EINT1 */
+#define ARIZONA_JD2_FALL_EINT1_MASK              0x0002  /* JD2_FALL_EINT1 */
+#define ARIZONA_JD2_FALL_EINT1_SHIFT                  1  /* JD2_FALL_EINT1 */
+#define ARIZONA_JD2_FALL_EINT1_WIDTH                  1  /* JD2_FALL_EINT1 */
+#define ARIZONA_JD2_RISE_EINT1                   0x0001  /* JD2_RISE_EINT1 */
+#define ARIZONA_JD2_RISE_EINT1_MASK              0x0001  /* JD2_RISE_EINT1 */
+#define ARIZONA_JD2_RISE_EINT1_SHIFT                  0  /* JD2_RISE_EINT1 */
+#define ARIZONA_JD2_RISE_EINT1_WIDTH                  1  /* JD2_RISE_EINT1 */
+
+/*
+ * R3410 (0xD52) - AOD IRQ2
+ */
+#define ARIZONA_GP5_FALL_EINT2                   0x0020  /* GP5_FALL_EINT2 */
+#define ARIZONA_GP5_FALL_EINT2_MASK              0x0020  /* GP5_FALL_EINT2 */
+#define ARIZONA_GP5_FALL_EINT2_SHIFT                  5  /* GP5_FALL_EINT2 */
+#define ARIZONA_GP5_FALL_EINT2_WIDTH                  1  /* GP5_FALL_EINT2 */
+#define ARIZONA_GP5_RISE_EINT2                   0x0010  /* GP5_RISE_EINT2 */
+#define ARIZONA_GP5_RISE_EINT2_MASK              0x0010  /* GP5_RISE_EINT2 */
+#define ARIZONA_GP5_RISE_EINT2_SHIFT                  4  /* GP5_RISE_EINT2 */
+#define ARIZONA_GP5_RISE_EINT2_WIDTH                  1  /* GP5_RISE_EINT2 */
+#define ARIZONA_JD1_FALL_EINT2                   0x0008  /* JD1_FALL_EINT2 */
+#define ARIZONA_JD1_FALL_EINT2_MASK              0x0008  /* JD1_FALL_EINT2 */
+#define ARIZONA_JD1_FALL_EINT2_SHIFT                  3  /* JD1_FALL_EINT2 */
+#define ARIZONA_JD1_FALL_EINT2_WIDTH                  1  /* JD1_FALL_EINT2 */
+#define ARIZONA_JD1_RISE_EINT2                   0x0004  /* JD1_RISE_EINT2 */
+#define ARIZONA_JD1_RISE_EINT2_MASK              0x0004  /* JD1_RISE_EINT2 */
+#define ARIZONA_JD1_RISE_EINT2_SHIFT                  2  /* JD1_RISE_EINT2 */
+#define ARIZONA_JD1_RISE_EINT2_WIDTH                  1  /* JD1_RISE_EINT2 */
+#define ARIZONA_JD2_FALL_EINT2                   0x0002  /* JD2_FALL_EINT2 */
+#define ARIZONA_JD2_FALL_EINT2_MASK              0x0002  /* JD2_FALL_EINT2 */
+#define ARIZONA_JD2_FALL_EINT2_SHIFT                  1  /* JD2_FALL_EINT2 */
+#define ARIZONA_JD2_FALL_EINT2_WIDTH                  1  /* JD2_FALL_EINT2 */
+#define ARIZONA_JD2_RISE_EINT2                   0x0001  /* JD2_RISE_EINT2 */
+#define ARIZONA_JD2_RISE_EINT2_MASK              0x0001  /* JD2_RISE_EINT2 */
+#define ARIZONA_JD2_RISE_EINT2_SHIFT                  0  /* JD2_RISE_EINT2 */
+#define ARIZONA_JD2_RISE_EINT2_WIDTH                  1  /* JD2_RISE_EINT2 */
+
+/*
+ * R3411 (0xD53) - AOD IRQ Mask IRQ1
+ */
+#define ARIZONA_IM_GP5_FALL_EINT1                0x0020  /* IM_GP5_FALL_EINT1 */
+#define ARIZONA_IM_GP5_FALL_EINT1_MASK           0x0020  /* IM_GP5_FALL_EINT1 */
+#define ARIZONA_IM_GP5_FALL_EINT1_SHIFT               5  /* IM_GP5_FALL_EINT1 */
+#define ARIZONA_IM_GP5_FALL_EINT1_WIDTH               1  /* IM_GP5_FALL_EINT1 */
+#define ARIZONA_IM_GP5_RISE_EINT1                0x0010  /* IM_GP5_RISE_EINT1 */
+#define ARIZONA_IM_GP5_RISE_EINT1_MASK           0x0010  /* IM_GP5_RISE_EINT1 */
+#define ARIZONA_IM_GP5_RISE_EINT1_SHIFT               4  /* IM_GP5_RISE_EINT1 */
+#define ARIZONA_IM_GP5_RISE_EINT1_WIDTH               1  /* IM_GP5_RISE_EINT1 */
+#define ARIZONA_IM_JD1_FALL_EINT1                0x0008  /* IM_JD1_FALL_EINT1 */
+#define ARIZONA_IM_JD1_FALL_EINT1_MASK           0x0008  /* IM_JD1_FALL_EINT1 */
+#define ARIZONA_IM_JD1_FALL_EINT1_SHIFT               3  /* IM_JD1_FALL_EINT1 */
+#define ARIZONA_IM_JD1_FALL_EINT1_WIDTH               1  /* IM_JD1_FALL_EINT1 */
+#define ARIZONA_IM_JD1_RISE_EINT1                0x0004  /* IM_JD1_RISE_EINT1 */
+#define ARIZONA_IM_JD1_RISE_EINT1_MASK           0x0004  /* IM_JD1_RISE_EINT1 */
+#define ARIZONA_IM_JD1_RISE_EINT1_SHIFT               2  /* IM_JD1_RISE_EINT1 */
+#define ARIZONA_IM_JD1_RISE_EINT1_WIDTH               1  /* IM_JD1_RISE_EINT1 */
+#define ARIZONA_IM_JD2_FALL_EINT1                0x0002  /* IM_JD2_FALL_EINT1 */
+#define ARIZONA_IM_JD2_FALL_EINT1_MASK           0x0002  /* IM_JD2_FALL_EINT1 */
+#define ARIZONA_IM_JD2_FALL_EINT1_SHIFT               1  /* IM_JD2_FALL_EINT1 */
+#define ARIZONA_IM_JD2_FALL_EINT1_WIDTH               1  /* IM_JD2_FALL_EINT1 */
+#define ARIZONA_IM_JD2_RISE_EINT1                0x0001  /* IM_JD2_RISE_EINT1 */
+#define ARIZONA_IM_JD2_RISE_EINT1_MASK           0x0001  /* IM_JD2_RISE_EINT1 */
+#define ARIZONA_IM_JD2_RISE_EINT1_SHIFT               0  /* IM_JD2_RISE_EINT1 */
+#define ARIZONA_IM_JD2_RISE_EINT1_WIDTH               1  /* IM_JD2_RISE_EINT1 */
+
+/*
+ * R3412 (0xD54) - AOD IRQ Mask IRQ2
+ */
+#define ARIZONA_IM_GP5_FALL_EINT2                0x0020  /* IM_GP5_FALL_EINT2 */
+#define ARIZONA_IM_GP5_FALL_EINT2_MASK           0x0020  /* IM_GP5_FALL_EINT2 */
+#define ARIZONA_IM_GP5_FALL_EINT2_SHIFT               5  /* IM_GP5_FALL_EINT2 */
+#define ARIZONA_IM_GP5_FALL_EINT2_WIDTH               1  /* IM_GP5_FALL_EINT2 */
+#define ARIZONA_IM_GP5_RISE_EINT2                0x0010  /* IM_GP5_RISE_EINT2 */
+#define ARIZONA_IM_GP5_RISE_EINT2_MASK           0x0010  /* IM_GP5_RISE_EINT2 */
+#define ARIZONA_IM_GP5_RISE_EINT2_SHIFT               4  /* IM_GP5_RISE_EINT2 */
+#define ARIZONA_IM_GP5_RISE_EINT2_WIDTH               1  /* IM_GP5_RISE_EINT2 */
+#define ARIZONA_IM_JD1_FALL_EINT2                0x0008  /* IM_JD1_FALL_EINT2 */
+#define ARIZONA_IM_JD1_FALL_EINT2_MASK           0x0008  /* IM_JD1_FALL_EINT2 */
+#define ARIZONA_IM_JD1_FALL_EINT2_SHIFT               3  /* IM_JD1_FALL_EINT2 */
+#define ARIZONA_IM_JD1_FALL_EINT2_WIDTH               1  /* IM_JD1_FALL_EINT2 */
+#define ARIZONA_IM_JD1_RISE_EINT2                0x0004  /* IM_JD1_RISE_EINT2 */
+#define ARIZONA_IM_JD1_RISE_EINT2_MASK           0x0004  /* IM_JD1_RISE_EINT2 */
+#define ARIZONA_IM_JD1_RISE_EINT2_SHIFT               2  /* IM_JD1_RISE_EINT2 */
+#define ARIZONA_IM_JD1_RISE_EINT2_WIDTH               1  /* IM_JD1_RISE_EINT2 */
+#define ARIZONA_IM_JD2_FALL_EINT2                0x0002  /* IM_JD2_FALL_EINT2 */
+#define ARIZONA_IM_JD2_FALL_EINT2_MASK           0x0002  /* IM_JD2_FALL_EINT2 */
+#define ARIZONA_IM_JD2_FALL_EINT2_SHIFT               1  /* IM_JD2_FALL_EINT2 */
+#define ARIZONA_IM_JD2_FALL_EINT2_WIDTH               1  /* IM_JD2_FALL_EINT2 */
+#define ARIZONA_IM_JD2_RISE_EINT2                0x0001  /* IM_JD2_RISE_EINT2 */
+#define ARIZONA_IM_JD2_RISE_EINT2_MASK           0x0001  /* IM_JD2_RISE_EINT2 */
+#define ARIZONA_IM_JD2_RISE_EINT2_SHIFT               0  /* IM_JD2_RISE_EINT2 */
+#define ARIZONA_IM_JD2_RISE_EINT2_WIDTH               1  /* IM_JD2_RISE_EINT2 */
+
+/*
+ * R3413 (0xD55) - AOD IRQ Raw Status
+ */
+#define ARIZONA_GP5_STS                          0x0004  /* GP5_STS */
+#define ARIZONA_GP5_STS_MASK                     0x0004  /* GP5_STS */
+#define ARIZONA_GP5_STS_SHIFT                         2  /* GP5_STS */
+#define ARIZONA_GP5_STS_WIDTH                         1  /* GP5_STS */
+#define ARIZONA_JD2_STS                          0x0002  /* JD2_STS */
+#define ARIZONA_JD2_STS_MASK                     0x0002  /* JD2_STS */
+#define ARIZONA_JD2_STS_SHIFT                         1  /* JD2_STS */
+#define ARIZONA_JD2_STS_WIDTH                         1  /* JD2_STS */
+#define ARIZONA_JD1_STS                          0x0001  /* JD1_STS */
+#define ARIZONA_JD1_STS_MASK                     0x0001  /* JD1_STS */
+#define ARIZONA_JD1_STS_SHIFT                         0  /* JD1_STS */
+#define ARIZONA_JD1_STS_WIDTH                         1  /* JD1_STS */
+
+/*
+ * R3414 (0xD56) - Jack detect debounce
+ */
+#define ARIZONA_JD2_DB                           0x0002  /* JD2_DB */
+#define ARIZONA_JD2_DB_MASK                      0x0002  /* JD2_DB */
+#define ARIZONA_JD2_DB_SHIFT                          1  /* JD2_DB */
+#define ARIZONA_JD2_DB_WIDTH                          1  /* JD2_DB */
+#define ARIZONA_JD1_DB                           0x0001  /* JD1_DB */
+#define ARIZONA_JD1_DB_MASK                      0x0001  /* JD1_DB */
+#define ARIZONA_JD1_DB_SHIFT                          0  /* JD1_DB */
+#define ARIZONA_JD1_DB_WIDTH                          1  /* JD1_DB */
+
+/*
+ * R3584 (0xE00) - FX_Ctrl1
+ */
+#define ARIZONA_FX_RATE_MASK                     0x7800  /* FX_RATE - [14:11] */
+#define ARIZONA_FX_RATE_SHIFT                        11  /* FX_RATE - [14:11] */
+#define ARIZONA_FX_RATE_WIDTH                         4  /* FX_RATE - [14:11] */
+
+/*
+ * R3585 (0xE01) - FX_Ctrl2
+ */
+#define ARIZONA_FX_STS_MASK                      0xFFF0  /* FX_STS - [15:4] */
+#define ARIZONA_FX_STS_SHIFT                          4  /* FX_STS - [15:4] */
+#define ARIZONA_FX_STS_WIDTH                         12  /* FX_STS - [15:4] */
+
+/*
+ * R3600 (0xE10) - EQ1_1
+ */
+#define ARIZONA_EQ1_B1_GAIN_MASK                 0xF800  /* EQ1_B1_GAIN - [15:11] */
+#define ARIZONA_EQ1_B1_GAIN_SHIFT                    11  /* EQ1_B1_GAIN - [15:11] */
+#define ARIZONA_EQ1_B1_GAIN_WIDTH                     5  /* EQ1_B1_GAIN - [15:11] */
+#define ARIZONA_EQ1_B2_GAIN_MASK                 0x07C0  /* EQ1_B2_GAIN - [10:6] */
+#define ARIZONA_EQ1_B2_GAIN_SHIFT                     6  /* EQ1_B2_GAIN - [10:6] */
+#define ARIZONA_EQ1_B2_GAIN_WIDTH                     5  /* EQ1_B2_GAIN - [10:6] */
+#define ARIZONA_EQ1_B3_GAIN_MASK                 0x003E  /* EQ1_B3_GAIN - [5:1] */
+#define ARIZONA_EQ1_B3_GAIN_SHIFT                     1  /* EQ1_B3_GAIN - [5:1] */
+#define ARIZONA_EQ1_B3_GAIN_WIDTH                     5  /* EQ1_B3_GAIN - [5:1] */
+#define ARIZONA_EQ1_ENA                          0x0001  /* EQ1_ENA */
+#define ARIZONA_EQ1_ENA_MASK                     0x0001  /* EQ1_ENA */
+#define ARIZONA_EQ1_ENA_SHIFT                         0  /* EQ1_ENA */
+#define ARIZONA_EQ1_ENA_WIDTH                         1  /* EQ1_ENA */
+
+/*
+ * R3601 (0xE11) - EQ1_2
+ */
+#define ARIZONA_EQ1_B4_GAIN_MASK                 0xF800  /* EQ1_B4_GAIN - [15:11] */
+#define ARIZONA_EQ1_B4_GAIN_SHIFT                    11  /* EQ1_B4_GAIN - [15:11] */
+#define ARIZONA_EQ1_B4_GAIN_WIDTH                     5  /* EQ1_B4_GAIN - [15:11] */
+#define ARIZONA_EQ1_B5_GAIN_MASK                 0x07C0  /* EQ1_B5_GAIN - [10:6] */
+#define ARIZONA_EQ1_B5_GAIN_SHIFT                     6  /* EQ1_B5_GAIN - [10:6] */
+#define ARIZONA_EQ1_B5_GAIN_WIDTH                     5  /* EQ1_B5_GAIN - [10:6] */
+#define ARIZONA_EQ1_B1_MODE                      0x0001  /* EQ1_B1_MODE */
+#define ARIZONA_EQ1_B1_MODE_MASK                 0x0001  /* EQ1_B1_MODE */
+#define ARIZONA_EQ1_B1_MODE_SHIFT                     0  /* EQ1_B1_MODE */
+#define ARIZONA_EQ1_B1_MODE_WIDTH                     1  /* EQ1_B1_MODE */
+
+/*
+ * R3602 (0xE12) - EQ1_3
+ */
+#define ARIZONA_EQ1_B1_A_MASK                    0xFFFF  /* EQ1_B1_A - [15:0] */
+#define ARIZONA_EQ1_B1_A_SHIFT                        0  /* EQ1_B1_A - [15:0] */
+#define ARIZONA_EQ1_B1_A_WIDTH                       16  /* EQ1_B1_A - [15:0] */
+
+/*
+ * R3603 (0xE13) - EQ1_4
+ */
+#define ARIZONA_EQ1_B1_B_MASK                    0xFFFF  /* EQ1_B1_B - [15:0] */
+#define ARIZONA_EQ1_B1_B_SHIFT                        0  /* EQ1_B1_B - [15:0] */
+#define ARIZONA_EQ1_B1_B_WIDTH                       16  /* EQ1_B1_B - [15:0] */
+
+/*
+ * R3604 (0xE14) - EQ1_5
+ */
+#define ARIZONA_EQ1_B1_PG_MASK                   0xFFFF  /* EQ1_B1_PG - [15:0] */
+#define ARIZONA_EQ1_B1_PG_SHIFT                       0  /* EQ1_B1_PG - [15:0] */
+#define ARIZONA_EQ1_B1_PG_WIDTH                      16  /* EQ1_B1_PG - [15:0] */
+
+/*
+ * R3605 (0xE15) - EQ1_6
+ */
+#define ARIZONA_EQ1_B2_A_MASK                    0xFFFF  /* EQ1_B2_A - [15:0] */
+#define ARIZONA_EQ1_B2_A_SHIFT                        0  /* EQ1_B2_A - [15:0] */
+#define ARIZONA_EQ1_B2_A_WIDTH                       16  /* EQ1_B2_A - [15:0] */
+
+/*
+ * R3606 (0xE16) - EQ1_7
+ */
+#define ARIZONA_EQ1_B2_B_MASK                    0xFFFF  /* EQ1_B2_B - [15:0] */
+#define ARIZONA_EQ1_B2_B_SHIFT                        0  /* EQ1_B2_B - [15:0] */
+#define ARIZONA_EQ1_B2_B_WIDTH                       16  /* EQ1_B2_B - [15:0] */
+
+/*
+ * R3607 (0xE17) - EQ1_8
+ */
+#define ARIZONA_EQ1_B2_C_MASK                    0xFFFF  /* EQ1_B2_C - [15:0] */
+#define ARIZONA_EQ1_B2_C_SHIFT                        0  /* EQ1_B2_C - [15:0] */
+#define ARIZONA_EQ1_B2_C_WIDTH                       16  /* EQ1_B2_C - [15:0] */
+
+/*
+ * R3608 (0xE18) - EQ1_9
+ */
+#define ARIZONA_EQ1_B2_PG_MASK                   0xFFFF  /* EQ1_B2_PG - [15:0] */
+#define ARIZONA_EQ1_B2_PG_SHIFT                       0  /* EQ1_B2_PG - [15:0] */
+#define ARIZONA_EQ1_B2_PG_WIDTH                      16  /* EQ1_B2_PG - [15:0] */
+
+/*
+ * R3609 (0xE19) - EQ1_10
+ */
+#define ARIZONA_EQ1_B3_A_MASK                    0xFFFF  /* EQ1_B3_A - [15:0] */
+#define ARIZONA_EQ1_B3_A_SHIFT                        0  /* EQ1_B3_A - [15:0] */
+#define ARIZONA_EQ1_B3_A_WIDTH                       16  /* EQ1_B3_A - [15:0] */
+
+/*
+ * R3610 (0xE1A) - EQ1_11
+ */
+#define ARIZONA_EQ1_B3_B_MASK                    0xFFFF  /* EQ1_B3_B - [15:0] */
+#define ARIZONA_EQ1_B3_B_SHIFT                        0  /* EQ1_B3_B - [15:0] */
+#define ARIZONA_EQ1_B3_B_WIDTH                       16  /* EQ1_B3_B - [15:0] */
+
+/*
+ * R3611 (0xE1B) - EQ1_12
+ */
+#define ARIZONA_EQ1_B3_C_MASK                    0xFFFF  /* EQ1_B3_C - [15:0] */
+#define ARIZONA_EQ1_B3_C_SHIFT                        0  /* EQ1_B3_C - [15:0] */
+#define ARIZONA_EQ1_B3_C_WIDTH                       16  /* EQ1_B3_C - [15:0] */
+
+/*
+ * R3612 (0xE1C) - EQ1_13
+ */
+#define ARIZONA_EQ1_B3_PG_MASK                   0xFFFF  /* EQ1_B3_PG - [15:0] */
+#define ARIZONA_EQ1_B3_PG_SHIFT                       0  /* EQ1_B3_PG - [15:0] */
+#define ARIZONA_EQ1_B3_PG_WIDTH                      16  /* EQ1_B3_PG - [15:0] */
+
+/*
+ * R3613 (0xE1D) - EQ1_14
+ */
+#define ARIZONA_EQ1_B4_A_MASK                    0xFFFF  /* EQ1_B4_A - [15:0] */
+#define ARIZONA_EQ1_B4_A_SHIFT                        0  /* EQ1_B4_A - [15:0] */
+#define ARIZONA_EQ1_B4_A_WIDTH                       16  /* EQ1_B4_A - [15:0] */
+
+/*
+ * R3614 (0xE1E) - EQ1_15
+ */
+#define ARIZONA_EQ1_B4_B_MASK                    0xFFFF  /* EQ1_B4_B - [15:0] */
+#define ARIZONA_EQ1_B4_B_SHIFT                        0  /* EQ1_B4_B - [15:0] */
+#define ARIZONA_EQ1_B4_B_WIDTH                       16  /* EQ1_B4_B - [15:0] */
+
+/*
+ * R3615 (0xE1F) - EQ1_16
+ */
+#define ARIZONA_EQ1_B4_C_MASK                    0xFFFF  /* EQ1_B4_C - [15:0] */
+#define ARIZONA_EQ1_B4_C_SHIFT                        0  /* EQ1_B4_C - [15:0] */
+#define ARIZONA_EQ1_B4_C_WIDTH                       16  /* EQ1_B4_C - [15:0] */
+
+/*
+ * R3616 (0xE20) - EQ1_17
+ */
+#define ARIZONA_EQ1_B4_PG_MASK                   0xFFFF  /* EQ1_B4_PG - [15:0] */
+#define ARIZONA_EQ1_B4_PG_SHIFT                       0  /* EQ1_B4_PG - [15:0] */
+#define ARIZONA_EQ1_B4_PG_WIDTH                      16  /* EQ1_B4_PG - [15:0] */
+
+/*
+ * R3617 (0xE21) - EQ1_18
+ */
+#define ARIZONA_EQ1_B5_A_MASK                    0xFFFF  /* EQ1_B5_A - [15:0] */
+#define ARIZONA_EQ1_B5_A_SHIFT                        0  /* EQ1_B5_A - [15:0] */
+#define ARIZONA_EQ1_B5_A_WIDTH                       16  /* EQ1_B5_A - [15:0] */
+
+/*
+ * R3618 (0xE22) - EQ1_19
+ */
+#define ARIZONA_EQ1_B5_B_MASK                    0xFFFF  /* EQ1_B5_B - [15:0] */
+#define ARIZONA_EQ1_B5_B_SHIFT                        0  /* EQ1_B5_B - [15:0] */
+#define ARIZONA_EQ1_B5_B_WIDTH                       16  /* EQ1_B5_B - [15:0] */
+
+/*
+ * R3619 (0xE23) - EQ1_20
+ */
+#define ARIZONA_EQ1_B5_PG_MASK                   0xFFFF  /* EQ1_B5_PG - [15:0] */
+#define ARIZONA_EQ1_B5_PG_SHIFT                       0  /* EQ1_B5_PG - [15:0] */
+#define ARIZONA_EQ1_B5_PG_WIDTH                      16  /* EQ1_B5_PG - [15:0] */
+
+/*
+ * R3620 (0xE24) - EQ1_21
+ */
+#define ARIZONA_EQ1_B1_C_MASK                    0xFFFF  /* EQ1_B1_C - [15:0] */
+#define ARIZONA_EQ1_B1_C_SHIFT                        0  /* EQ1_B1_C - [15:0] */
+#define ARIZONA_EQ1_B1_C_WIDTH                       16  /* EQ1_B1_C - [15:0] */
+
+/*
+ * R3622 (0xE26) - EQ2_1
+ */
+#define ARIZONA_EQ2_B1_GAIN_MASK                 0xF800  /* EQ2_B1_GAIN - [15:11] */
+#define ARIZONA_EQ2_B1_GAIN_SHIFT                    11  /* EQ2_B1_GAIN - [15:11] */
+#define ARIZONA_EQ2_B1_GAIN_WIDTH                     5  /* EQ2_B1_GAIN - [15:11] */
+#define ARIZONA_EQ2_B2_GAIN_MASK                 0x07C0  /* EQ2_B2_GAIN - [10:6] */
+#define ARIZONA_EQ2_B2_GAIN_SHIFT                     6  /* EQ2_B2_GAIN - [10:6] */
+#define ARIZONA_EQ2_B2_GAIN_WIDTH                     5  /* EQ2_B2_GAIN - [10:6] */
+#define ARIZONA_EQ2_B3_GAIN_MASK                 0x003E  /* EQ2_B3_GAIN - [5:1] */
+#define ARIZONA_EQ2_B3_GAIN_SHIFT                     1  /* EQ2_B3_GAIN - [5:1] */
+#define ARIZONA_EQ2_B3_GAIN_WIDTH                     5  /* EQ2_B3_GAIN - [5:1] */
+#define ARIZONA_EQ2_ENA                          0x0001  /* EQ2_ENA */
+#define ARIZONA_EQ2_ENA_MASK                     0x0001  /* EQ2_ENA */
+#define ARIZONA_EQ2_ENA_SHIFT                         0  /* EQ2_ENA */
+#define ARIZONA_EQ2_ENA_WIDTH                         1  /* EQ2_ENA */
+
+/*
+ * R3623 (0xE27) - EQ2_2
+ */
+#define ARIZONA_EQ2_B4_GAIN_MASK                 0xF800  /* EQ2_B4_GAIN - [15:11] */
+#define ARIZONA_EQ2_B4_GAIN_SHIFT                    11  /* EQ2_B4_GAIN - [15:11] */
+#define ARIZONA_EQ2_B4_GAIN_WIDTH                     5  /* EQ2_B4_GAIN - [15:11] */
+#define ARIZONA_EQ2_B5_GAIN_MASK                 0x07C0  /* EQ2_B5_GAIN - [10:6] */
+#define ARIZONA_EQ2_B5_GAIN_SHIFT                     6  /* EQ2_B5_GAIN - [10:6] */
+#define ARIZONA_EQ2_B5_GAIN_WIDTH                     5  /* EQ2_B5_GAIN - [10:6] */
+#define ARIZONA_EQ2_B1_MODE                      0x0001  /* EQ2_B1_MODE */
+#define ARIZONA_EQ2_B1_MODE_MASK                 0x0001  /* EQ2_B1_MODE */
+#define ARIZONA_EQ2_B1_MODE_SHIFT                     0  /* EQ2_B1_MODE */
+#define ARIZONA_EQ2_B1_MODE_WIDTH                     1  /* EQ2_B1_MODE */
+
+/*
+ * R3624 (0xE28) - EQ2_3
+ */
+#define ARIZONA_EQ2_B1_A_MASK                    0xFFFF  /* EQ2_B1_A - [15:0] */
+#define ARIZONA_EQ2_B1_A_SHIFT                        0  /* EQ2_B1_A - [15:0] */
+#define ARIZONA_EQ2_B1_A_WIDTH                       16  /* EQ2_B1_A - [15:0] */
+
+/*
+ * R3625 (0xE29) - EQ2_4
+ */
+#define ARIZONA_EQ2_B1_B_MASK                    0xFFFF  /* EQ2_B1_B - [15:0] */
+#define ARIZONA_EQ2_B1_B_SHIFT                        0  /* EQ2_B1_B - [15:0] */
+#define ARIZONA_EQ2_B1_B_WIDTH                       16  /* EQ2_B1_B - [15:0] */
+
+/*
+ * R3626 (0xE2A) - EQ2_5
+ */
+#define ARIZONA_EQ2_B1_PG_MASK                   0xFFFF  /* EQ2_B1_PG - [15:0] */
+#define ARIZONA_EQ2_B1_PG_SHIFT                       0  /* EQ2_B1_PG - [15:0] */
+#define ARIZONA_EQ2_B1_PG_WIDTH                      16  /* EQ2_B1_PG - [15:0] */
+
+/*
+ * R3627 (0xE2B) - EQ2_6
+ */
+#define ARIZONA_EQ2_B2_A_MASK                    0xFFFF  /* EQ2_B2_A - [15:0] */
+#define ARIZONA_EQ2_B2_A_SHIFT                        0  /* EQ2_B2_A - [15:0] */
+#define ARIZONA_EQ2_B2_A_WIDTH                       16  /* EQ2_B2_A - [15:0] */
+
+/*
+ * R3628 (0xE2C) - EQ2_7
+ */
+#define ARIZONA_EQ2_B2_B_MASK                    0xFFFF  /* EQ2_B2_B - [15:0] */
+#define ARIZONA_EQ2_B2_B_SHIFT                        0  /* EQ2_B2_B - [15:0] */
+#define ARIZONA_EQ2_B2_B_WIDTH                       16  /* EQ2_B2_B - [15:0] */
+
+/*
+ * R3629 (0xE2D) - EQ2_8
+ */
+#define ARIZONA_EQ2_B2_C_MASK                    0xFFFF  /* EQ2_B2_C - [15:0] */
+#define ARIZONA_EQ2_B2_C_SHIFT                        0  /* EQ2_B2_C - [15:0] */
+#define ARIZONA_EQ2_B2_C_WIDTH                       16  /* EQ2_B2_C - [15:0] */
+
+/*
+ * R3630 (0xE2E) - EQ2_9
+ */
+#define ARIZONA_EQ2_B2_PG_MASK                   0xFFFF  /* EQ2_B2_PG - [15:0] */
+#define ARIZONA_EQ2_B2_PG_SHIFT                       0  /* EQ2_B2_PG - [15:0] */
+#define ARIZONA_EQ2_B2_PG_WIDTH                      16  /* EQ2_B2_PG - [15:0] */
+
+/*
+ * R3631 (0xE2F) - EQ2_10
+ */
+#define ARIZONA_EQ2_B3_A_MASK                    0xFFFF  /* EQ2_B3_A - [15:0] */
+#define ARIZONA_EQ2_B3_A_SHIFT                        0  /* EQ2_B3_A - [15:0] */
+#define ARIZONA_EQ2_B3_A_WIDTH                       16  /* EQ2_B3_A - [15:0] */
+
+/*
+ * R3632 (0xE30) - EQ2_11
+ */
+#define ARIZONA_EQ2_B3_B_MASK                    0xFFFF  /* EQ2_B3_B - [15:0] */
+#define ARIZONA_EQ2_B3_B_SHIFT                        0  /* EQ2_B3_B - [15:0] */
+#define ARIZONA_EQ2_B3_B_WIDTH                       16  /* EQ2_B3_B - [15:0] */
+
+/*
+ * R3633 (0xE31) - EQ2_12
+ */
+#define ARIZONA_EQ2_B3_C_MASK                    0xFFFF  /* EQ2_B3_C - [15:0] */
+#define ARIZONA_EQ2_B3_C_SHIFT                        0  /* EQ2_B3_C - [15:0] */
+#define ARIZONA_EQ2_B3_C_WIDTH                       16  /* EQ2_B3_C - [15:0] */
+
+/*
+ * R3634 (0xE32) - EQ2_13
+ */
+#define ARIZONA_EQ2_B3_PG_MASK                   0xFFFF  /* EQ2_B3_PG - [15:0] */
+#define ARIZONA_EQ2_B3_PG_SHIFT                       0  /* EQ2_B3_PG - [15:0] */
+#define ARIZONA_EQ2_B3_PG_WIDTH                      16  /* EQ2_B3_PG - [15:0] */
+
+/*
+ * R3635 (0xE33) - EQ2_14
+ */
+#define ARIZONA_EQ2_B4_A_MASK                    0xFFFF  /* EQ2_B4_A - [15:0] */
+#define ARIZONA_EQ2_B4_A_SHIFT                        0  /* EQ2_B4_A - [15:0] */
+#define ARIZONA_EQ2_B4_A_WIDTH                       16  /* EQ2_B4_A - [15:0] */
+
+/*
+ * R3636 (0xE34) - EQ2_15
+ */
+#define ARIZONA_EQ2_B4_B_MASK                    0xFFFF  /* EQ2_B4_B - [15:0] */
+#define ARIZONA_EQ2_B4_B_SHIFT                        0  /* EQ2_B4_B - [15:0] */
+#define ARIZONA_EQ2_B4_B_WIDTH                       16  /* EQ2_B4_B - [15:0] */
+
+/*
+ * R3637 (0xE35) - EQ2_16
+ */
+#define ARIZONA_EQ2_B4_C_MASK                    0xFFFF  /* EQ2_B4_C - [15:0] */
+#define ARIZONA_EQ2_B4_C_SHIFT                        0  /* EQ2_B4_C - [15:0] */
+#define ARIZONA_EQ2_B4_C_WIDTH                       16  /* EQ2_B4_C - [15:0] */
+
+/*
+ * R3638 (0xE36) - EQ2_17
+ */
+#define ARIZONA_EQ2_B4_PG_MASK                   0xFFFF  /* EQ2_B4_PG - [15:0] */
+#define ARIZONA_EQ2_B4_PG_SHIFT                       0  /* EQ2_B4_PG - [15:0] */
+#define ARIZONA_EQ2_B4_PG_WIDTH                      16  /* EQ2_B4_PG - [15:0] */
+
+/*
+ * R3639 (0xE37) - EQ2_18
+ */
+#define ARIZONA_EQ2_B5_A_MASK                    0xFFFF  /* EQ2_B5_A - [15:0] */
+#define ARIZONA_EQ2_B5_A_SHIFT                        0  /* EQ2_B5_A - [15:0] */
+#define ARIZONA_EQ2_B5_A_WIDTH                       16  /* EQ2_B5_A - [15:0] */
+
+/*
+ * R3640 (0xE38) - EQ2_19
+ */
+#define ARIZONA_EQ2_B5_B_MASK                    0xFFFF  /* EQ2_B5_B - [15:0] */
+#define ARIZONA_EQ2_B5_B_SHIFT                        0  /* EQ2_B5_B - [15:0] */
+#define ARIZONA_EQ2_B5_B_WIDTH                       16  /* EQ2_B5_B - [15:0] */
+
+/*
+ * R3641 (0xE39) - EQ2_20
+ */
+#define ARIZONA_EQ2_B5_PG_MASK                   0xFFFF  /* EQ2_B5_PG - [15:0] */
+#define ARIZONA_EQ2_B5_PG_SHIFT                       0  /* EQ2_B5_PG - [15:0] */
+#define ARIZONA_EQ2_B5_PG_WIDTH                      16  /* EQ2_B5_PG - [15:0] */
+
+/*
+ * R3642 (0xE3A) - EQ2_21
+ */
+#define ARIZONA_EQ2_B1_C_MASK                    0xFFFF  /* EQ2_B1_C - [15:0] */
+#define ARIZONA_EQ2_B1_C_SHIFT                        0  /* EQ2_B1_C - [15:0] */
+#define ARIZONA_EQ2_B1_C_WIDTH                       16  /* EQ2_B1_C - [15:0] */
+
+/*
+ * R3644 (0xE3C) - EQ3_1
+ */
+#define ARIZONA_EQ3_B1_GAIN_MASK                 0xF800  /* EQ3_B1_GAIN - [15:11] */
+#define ARIZONA_EQ3_B1_GAIN_SHIFT                    11  /* EQ3_B1_GAIN - [15:11] */
+#define ARIZONA_EQ3_B1_GAIN_WIDTH                     5  /* EQ3_B1_GAIN - [15:11] */
+#define ARIZONA_EQ3_B2_GAIN_MASK                 0x07C0  /* EQ3_B2_GAIN - [10:6] */
+#define ARIZONA_EQ3_B2_GAIN_SHIFT                     6  /* EQ3_B2_GAIN - [10:6] */
+#define ARIZONA_EQ3_B2_GAIN_WIDTH                     5  /* EQ3_B2_GAIN - [10:6] */
+#define ARIZONA_EQ3_B3_GAIN_MASK                 0x003E  /* EQ3_B3_GAIN - [5:1] */
+#define ARIZONA_EQ3_B3_GAIN_SHIFT                     1  /* EQ3_B3_GAIN - [5:1] */
+#define ARIZONA_EQ3_B3_GAIN_WIDTH                     5  /* EQ3_B3_GAIN - [5:1] */
+#define ARIZONA_EQ3_ENA                          0x0001  /* EQ3_ENA */
+#define ARIZONA_EQ3_ENA_MASK                     0x0001  /* EQ3_ENA */
+#define ARIZONA_EQ3_ENA_SHIFT                         0  /* EQ3_ENA */
+#define ARIZONA_EQ3_ENA_WIDTH                         1  /* EQ3_ENA */
+
+/*
+ * R3645 (0xE3D) - EQ3_2
+ */
+#define ARIZONA_EQ3_B4_GAIN_MASK                 0xF800  /* EQ3_B4_GAIN - [15:11] */
+#define ARIZONA_EQ3_B4_GAIN_SHIFT                    11  /* EQ3_B4_GAIN - [15:11] */
+#define ARIZONA_EQ3_B4_GAIN_WIDTH                     5  /* EQ3_B4_GAIN - [15:11] */
+#define ARIZONA_EQ3_B5_GAIN_MASK                 0x07C0  /* EQ3_B5_GAIN - [10:6] */
+#define ARIZONA_EQ3_B5_GAIN_SHIFT                     6  /* EQ3_B5_GAIN - [10:6] */
+#define ARIZONA_EQ3_B5_GAIN_WIDTH                     5  /* EQ3_B5_GAIN - [10:6] */
+#define ARIZONA_EQ3_B1_MODE                      0x0001  /* EQ3_B1_MODE */
+#define ARIZONA_EQ3_B1_MODE_MASK                 0x0001  /* EQ3_B1_MODE */
+#define ARIZONA_EQ3_B1_MODE_SHIFT                     0  /* EQ3_B1_MODE */
+#define ARIZONA_EQ3_B1_MODE_WIDTH                     1  /* EQ3_B1_MODE */
+
+/*
+ * R3646 (0xE3E) - EQ3_3
+ */
+#define ARIZONA_EQ3_B1_A_MASK                    0xFFFF  /* EQ3_B1_A - [15:0] */
+#define ARIZONA_EQ3_B1_A_SHIFT                        0  /* EQ3_B1_A - [15:0] */
+#define ARIZONA_EQ3_B1_A_WIDTH                       16  /* EQ3_B1_A - [15:0] */
+
+/*
+ * R3647 (0xE3F) - EQ3_4
+ */
+#define ARIZONA_EQ3_B1_B_MASK                    0xFFFF  /* EQ3_B1_B - [15:0] */
+#define ARIZONA_EQ3_B1_B_SHIFT                        0  /* EQ3_B1_B - [15:0] */
+#define ARIZONA_EQ3_B1_B_WIDTH                       16  /* EQ3_B1_B - [15:0] */
+
+/*
+ * R3648 (0xE40) - EQ3_5
+ */
+#define ARIZONA_EQ3_B1_PG_MASK                   0xFFFF  /* EQ3_B1_PG - [15:0] */
+#define ARIZONA_EQ3_B1_PG_SHIFT                       0  /* EQ3_B1_PG - [15:0] */
+#define ARIZONA_EQ3_B1_PG_WIDTH                      16  /* EQ3_B1_PG - [15:0] */
+
+/*
+ * R3649 (0xE41) - EQ3_6
+ */
+#define ARIZONA_EQ3_B2_A_MASK                    0xFFFF  /* EQ3_B2_A - [15:0] */
+#define ARIZONA_EQ3_B2_A_SHIFT                        0  /* EQ3_B2_A - [15:0] */
+#define ARIZONA_EQ3_B2_A_WIDTH                       16  /* EQ3_B2_A - [15:0] */
+
+/*
+ * R3650 (0xE42) - EQ3_7
+ */
+#define ARIZONA_EQ3_B2_B_MASK                    0xFFFF  /* EQ3_B2_B - [15:0] */
+#define ARIZONA_EQ3_B2_B_SHIFT                        0  /* EQ3_B2_B - [15:0] */
+#define ARIZONA_EQ3_B2_B_WIDTH                       16  /* EQ3_B2_B - [15:0] */
+
+/*
+ * R3651 (0xE43) - EQ3_8
+ */
+#define ARIZONA_EQ3_B2_C_MASK                    0xFFFF  /* EQ3_B2_C - [15:0] */
+#define ARIZONA_EQ3_B2_C_SHIFT                        0  /* EQ3_B2_C - [15:0] */
+#define ARIZONA_EQ3_B2_C_WIDTH                       16  /* EQ3_B2_C - [15:0] */
+
+/*
+ * R3652 (0xE44) - EQ3_9
+ */
+#define ARIZONA_EQ3_B2_PG_MASK                   0xFFFF  /* EQ3_B2_PG - [15:0] */
+#define ARIZONA_EQ3_B2_PG_SHIFT                       0  /* EQ3_B2_PG - [15:0] */
+#define ARIZONA_EQ3_B2_PG_WIDTH                      16  /* EQ3_B2_PG - [15:0] */
+
+/*
+ * R3653 (0xE45) - EQ3_10
+ */
+#define ARIZONA_EQ3_B3_A_MASK                    0xFFFF  /* EQ3_B3_A - [15:0] */
+#define ARIZONA_EQ3_B3_A_SHIFT                        0  /* EQ3_B3_A - [15:0] */
+#define ARIZONA_EQ3_B3_A_WIDTH                       16  /* EQ3_B3_A - [15:0] */
+
+/*
+ * R3654 (0xE46) - EQ3_11
+ */
+#define ARIZONA_EQ3_B3_B_MASK                    0xFFFF  /* EQ3_B3_B - [15:0] */
+#define ARIZONA_EQ3_B3_B_SHIFT                        0  /* EQ3_B3_B - [15:0] */
+#define ARIZONA_EQ3_B3_B_WIDTH                       16  /* EQ3_B3_B - [15:0] */
+
+/*
+ * R3655 (0xE47) - EQ3_12
+ */
+#define ARIZONA_EQ3_B3_C_MASK                    0xFFFF  /* EQ3_B3_C - [15:0] */
+#define ARIZONA_EQ3_B3_C_SHIFT                        0  /* EQ3_B3_C - [15:0] */
+#define ARIZONA_EQ3_B3_C_WIDTH                       16  /* EQ3_B3_C - [15:0] */
+
+/*
+ * R3656 (0xE48) - EQ3_13
+ */
+#define ARIZONA_EQ3_B3_PG_MASK                   0xFFFF  /* EQ3_B3_PG - [15:0] */
+#define ARIZONA_EQ3_B3_PG_SHIFT                       0  /* EQ3_B3_PG - [15:0] */
+#define ARIZONA_EQ3_B3_PG_WIDTH                      16  /* EQ3_B3_PG - [15:0] */
+
+/*
+ * R3657 (0xE49) - EQ3_14
+ */
+#define ARIZONA_EQ3_B4_A_MASK                    0xFFFF  /* EQ3_B4_A - [15:0] */
+#define ARIZONA_EQ3_B4_A_SHIFT                        0  /* EQ3_B4_A - [15:0] */
+#define ARIZONA_EQ3_B4_A_WIDTH                       16  /* EQ3_B4_A - [15:0] */
+
+/*
+ * R3658 (0xE4A) - EQ3_15
+ */
+#define ARIZONA_EQ3_B4_B_MASK                    0xFFFF  /* EQ3_B4_B - [15:0] */
+#define ARIZONA_EQ3_B4_B_SHIFT                        0  /* EQ3_B4_B - [15:0] */
+#define ARIZONA_EQ3_B4_B_WIDTH                       16  /* EQ3_B4_B - [15:0] */
+
+/*
+ * R3659 (0xE4B) - EQ3_16
+ */
+#define ARIZONA_EQ3_B4_C_MASK                    0xFFFF  /* EQ3_B4_C - [15:0] */
+#define ARIZONA_EQ3_B4_C_SHIFT                        0  /* EQ3_B4_C - [15:0] */
+#define ARIZONA_EQ3_B4_C_WIDTH                       16  /* EQ3_B4_C - [15:0] */
+
+/*
+ * R3660 (0xE4C) - EQ3_17
+ */
+#define ARIZONA_EQ3_B4_PG_MASK                   0xFFFF  /* EQ3_B4_PG - [15:0] */
+#define ARIZONA_EQ3_B4_PG_SHIFT                       0  /* EQ3_B4_PG - [15:0] */
+#define ARIZONA_EQ3_B4_PG_WIDTH                      16  /* EQ3_B4_PG - [15:0] */
+
+/*
+ * R3661 (0xE4D) - EQ3_18
+ */
+#define ARIZONA_EQ3_B5_A_MASK                    0xFFFF  /* EQ3_B5_A - [15:0] */
+#define ARIZONA_EQ3_B5_A_SHIFT                        0  /* EQ3_B5_A - [15:0] */
+#define ARIZONA_EQ3_B5_A_WIDTH                       16  /* EQ3_B5_A - [15:0] */
+
+/*
+ * R3662 (0xE4E) - EQ3_19
+ */
+#define ARIZONA_EQ3_B5_B_MASK                    0xFFFF  /* EQ3_B5_B - [15:0] */
+#define ARIZONA_EQ3_B5_B_SHIFT                        0  /* EQ3_B5_B - [15:0] */
+#define ARIZONA_EQ3_B5_B_WIDTH                       16  /* EQ3_B5_B - [15:0] */
+
+/*
+ * R3663 (0xE4F) - EQ3_20
+ */
+#define ARIZONA_EQ3_B5_PG_MASK                   0xFFFF  /* EQ3_B5_PG - [15:0] */
+#define ARIZONA_EQ3_B5_PG_SHIFT                       0  /* EQ3_B5_PG - [15:0] */
+#define ARIZONA_EQ3_B5_PG_WIDTH                      16  /* EQ3_B5_PG - [15:0] */
+
+/*
+ * R3664 (0xE50) - EQ3_21
+ */
+#define ARIZONA_EQ3_B1_C_MASK                    0xFFFF  /* EQ3_B1_C - [15:0] */
+#define ARIZONA_EQ3_B1_C_SHIFT                        0  /* EQ3_B1_C - [15:0] */
+#define ARIZONA_EQ3_B1_C_WIDTH                       16  /* EQ3_B1_C - [15:0] */
+
+/*
+ * R3666 (0xE52) - EQ4_1
+ */
+#define ARIZONA_EQ4_B1_GAIN_MASK                 0xF800  /* EQ4_B1_GAIN - [15:11] */
+#define ARIZONA_EQ4_B1_GAIN_SHIFT                    11  /* EQ4_B1_GAIN - [15:11] */
+#define ARIZONA_EQ4_B1_GAIN_WIDTH                     5  /* EQ4_B1_GAIN - [15:11] */
+#define ARIZONA_EQ4_B2_GAIN_MASK                 0x07C0  /* EQ4_B2_GAIN - [10:6] */
+#define ARIZONA_EQ4_B2_GAIN_SHIFT                     6  /* EQ4_B2_GAIN - [10:6] */
+#define ARIZONA_EQ4_B2_GAIN_WIDTH                     5  /* EQ4_B2_GAIN - [10:6] */
+#define ARIZONA_EQ4_B3_GAIN_MASK                 0x003E  /* EQ4_B3_GAIN - [5:1] */
+#define ARIZONA_EQ4_B3_GAIN_SHIFT                     1  /* EQ4_B3_GAIN - [5:1] */
+#define ARIZONA_EQ4_B3_GAIN_WIDTH                     5  /* EQ4_B3_GAIN - [5:1] */
+#define ARIZONA_EQ4_ENA                          0x0001  /* EQ4_ENA */
+#define ARIZONA_EQ4_ENA_MASK                     0x0001  /* EQ4_ENA */
+#define ARIZONA_EQ4_ENA_SHIFT                         0  /* EQ4_ENA */
+#define ARIZONA_EQ4_ENA_WIDTH                         1  /* EQ4_ENA */
+
+/*
+ * R3667 (0xE53) - EQ4_2
+ */
+#define ARIZONA_EQ4_B4_GAIN_MASK                 0xF800  /* EQ4_B4_GAIN - [15:11] */
+#define ARIZONA_EQ4_B4_GAIN_SHIFT                    11  /* EQ4_B4_GAIN - [15:11] */
+#define ARIZONA_EQ4_B4_GAIN_WIDTH                     5  /* EQ4_B4_GAIN - [15:11] */
+#define ARIZONA_EQ4_B5_GAIN_MASK                 0x07C0  /* EQ4_B5_GAIN - [10:6] */
+#define ARIZONA_EQ4_B5_GAIN_SHIFT                     6  /* EQ4_B5_GAIN - [10:6] */
+#define ARIZONA_EQ4_B5_GAIN_WIDTH                     5  /* EQ4_B5_GAIN - [10:6] */
+#define ARIZONA_EQ4_B1_MODE                      0x0001  /* EQ4_B1_MODE */
+#define ARIZONA_EQ4_B1_MODE_MASK                 0x0001  /* EQ4_B1_MODE */
+#define ARIZONA_EQ4_B1_MODE_SHIFT                     0  /* EQ4_B1_MODE */
+#define ARIZONA_EQ4_B1_MODE_WIDTH                     1  /* EQ4_B1_MODE */
+
+/*
+ * R3668 (0xE54) - EQ4_3
+ */
+#define ARIZONA_EQ4_B1_A_MASK                    0xFFFF  /* EQ4_B1_A - [15:0] */
+#define ARIZONA_EQ4_B1_A_SHIFT                        0  /* EQ4_B1_A - [15:0] */
+#define ARIZONA_EQ4_B1_A_WIDTH                       16  /* EQ4_B1_A - [15:0] */
+
+/*
+ * R3669 (0xE55) - EQ4_4
+ */
+#define ARIZONA_EQ4_B1_B_MASK                    0xFFFF  /* EQ4_B1_B - [15:0] */
+#define ARIZONA_EQ4_B1_B_SHIFT                        0  /* EQ4_B1_B - [15:0] */
+#define ARIZONA_EQ4_B1_B_WIDTH                       16  /* EQ4_B1_B - [15:0] */
+
+/*
+ * R3670 (0xE56) - EQ4_5
+ */
+#define ARIZONA_EQ4_B1_PG_MASK                   0xFFFF  /* EQ4_B1_PG - [15:0] */
+#define ARIZONA_EQ4_B1_PG_SHIFT                       0  /* EQ4_B1_PG - [15:0] */
+#define ARIZONA_EQ4_B1_PG_WIDTH                      16  /* EQ4_B1_PG - [15:0] */
+
+/*
+ * R3671 (0xE57) - EQ4_6
+ */
+#define ARIZONA_EQ4_B2_A_MASK                    0xFFFF  /* EQ4_B2_A - [15:0] */
+#define ARIZONA_EQ4_B2_A_SHIFT                        0  /* EQ4_B2_A - [15:0] */
+#define ARIZONA_EQ4_B2_A_WIDTH                       16  /* EQ4_B2_A - [15:0] */
+
+/*
+ * R3672 (0xE58) - EQ4_7
+ */
+#define ARIZONA_EQ4_B2_B_MASK                    0xFFFF  /* EQ4_B2_B - [15:0] */
+#define ARIZONA_EQ4_B2_B_SHIFT                        0  /* EQ4_B2_B - [15:0] */
+#define ARIZONA_EQ4_B2_B_WIDTH                       16  /* EQ4_B2_B - [15:0] */
+
+/*
+ * R3673 (0xE59) - EQ4_8
+ */
+#define ARIZONA_EQ4_B2_C_MASK                    0xFFFF  /* EQ4_B2_C - [15:0] */
+#define ARIZONA_EQ4_B2_C_SHIFT                        0  /* EQ4_B2_C - [15:0] */
+#define ARIZONA_EQ4_B2_C_WIDTH                       16  /* EQ4_B2_C - [15:0] */
+
+/*
+ * R3674 (0xE5A) - EQ4_9
+ */
+#define ARIZONA_EQ4_B2_PG_MASK                   0xFFFF  /* EQ4_B2_PG - [15:0] */
+#define ARIZONA_EQ4_B2_PG_SHIFT                       0  /* EQ4_B2_PG - [15:0] */
+#define ARIZONA_EQ4_B2_PG_WIDTH                      16  /* EQ4_B2_PG - [15:0] */
+
+/*
+ * R3675 (0xE5B) - EQ4_10
+ */
+#define ARIZONA_EQ4_B3_A_MASK                    0xFFFF  /* EQ4_B3_A - [15:0] */
+#define ARIZONA_EQ4_B3_A_SHIFT                        0  /* EQ4_B3_A - [15:0] */
+#define ARIZONA_EQ4_B3_A_WIDTH                       16  /* EQ4_B3_A - [15:0] */
+
+/*
+ * R3676 (0xE5C) - EQ4_11
+ */
+#define ARIZONA_EQ4_B3_B_MASK                    0xFFFF  /* EQ4_B3_B - [15:0] */
+#define ARIZONA_EQ4_B3_B_SHIFT                        0  /* EQ4_B3_B - [15:0] */
+#define ARIZONA_EQ4_B3_B_WIDTH                       16  /* EQ4_B3_B - [15:0] */
+
+/*
+ * R3677 (0xE5D) - EQ4_12
+ */
+#define ARIZONA_EQ4_B3_C_MASK                    0xFFFF  /* EQ4_B3_C - [15:0] */
+#define ARIZONA_EQ4_B3_C_SHIFT                        0  /* EQ4_B3_C - [15:0] */
+#define ARIZONA_EQ4_B3_C_WIDTH                       16  /* EQ4_B3_C - [15:0] */
+
+/*
+ * R3678 (0xE5E) - EQ4_13
+ */
+#define ARIZONA_EQ4_B3_PG_MASK                   0xFFFF  /* EQ4_B3_PG - [15:0] */
+#define ARIZONA_EQ4_B3_PG_SHIFT                       0  /* EQ4_B3_PG - [15:0] */
+#define ARIZONA_EQ4_B3_PG_WIDTH                      16  /* EQ4_B3_PG - [15:0] */
+
+/*
+ * R3679 (0xE5F) - EQ4_14
+ */
+#define ARIZONA_EQ4_B4_A_MASK                    0xFFFF  /* EQ4_B4_A - [15:0] */
+#define ARIZONA_EQ4_B4_A_SHIFT                        0  /* EQ4_B4_A - [15:0] */
+#define ARIZONA_EQ4_B4_A_WIDTH                       16  /* EQ4_B4_A - [15:0] */
+
+/*
+ * R3680 (0xE60) - EQ4_15
+ */
+#define ARIZONA_EQ4_B4_B_MASK                    0xFFFF  /* EQ4_B4_B - [15:0] */
+#define ARIZONA_EQ4_B4_B_SHIFT                        0  /* EQ4_B4_B - [15:0] */
+#define ARIZONA_EQ4_B4_B_WIDTH                       16  /* EQ4_B4_B - [15:0] */
+
+/*
+ * R3681 (0xE61) - EQ4_16
+ */
+#define ARIZONA_EQ4_B4_C_MASK                    0xFFFF  /* EQ4_B4_C - [15:0] */
+#define ARIZONA_EQ4_B4_C_SHIFT                        0  /* EQ4_B4_C - [15:0] */
+#define ARIZONA_EQ4_B4_C_WIDTH                       16  /* EQ4_B4_C - [15:0] */
+
+/*
+ * R3682 (0xE62) - EQ4_17
+ */
+#define ARIZONA_EQ4_B4_PG_MASK                   0xFFFF  /* EQ4_B4_PG - [15:0] */
+#define ARIZONA_EQ4_B4_PG_SHIFT                       0  /* EQ4_B4_PG - [15:0] */
+#define ARIZONA_EQ4_B4_PG_WIDTH                      16  /* EQ4_B4_PG - [15:0] */
+
+/*
+ * R3683 (0xE63) - EQ4_18
+ */
+#define ARIZONA_EQ4_B5_A_MASK                    0xFFFF  /* EQ4_B5_A - [15:0] */
+#define ARIZONA_EQ4_B5_A_SHIFT                        0  /* EQ4_B5_A - [15:0] */
+#define ARIZONA_EQ4_B5_A_WIDTH                       16  /* EQ4_B5_A - [15:0] */
+
+/*
+ * R3684 (0xE64) - EQ4_19
+ */
+#define ARIZONA_EQ4_B5_B_MASK                    0xFFFF  /* EQ4_B5_B - [15:0] */
+#define ARIZONA_EQ4_B5_B_SHIFT                        0  /* EQ4_B5_B - [15:0] */
+#define ARIZONA_EQ4_B5_B_WIDTH                       16  /* EQ4_B5_B - [15:0] */
+
+/*
+ * R3685 (0xE65) - EQ4_20
+ */
+#define ARIZONA_EQ4_B5_PG_MASK                   0xFFFF  /* EQ4_B5_PG - [15:0] */
+#define ARIZONA_EQ4_B5_PG_SHIFT                       0  /* EQ4_B5_PG - [15:0] */
+#define ARIZONA_EQ4_B5_PG_WIDTH                      16  /* EQ4_B5_PG - [15:0] */
+
+/*
+ * R3686 (0xE66) - EQ4_21
+ */
+#define ARIZONA_EQ4_B1_C_MASK                    0xFFFF  /* EQ4_B1_C - [15:0] */
+#define ARIZONA_EQ4_B1_C_SHIFT                        0  /* EQ4_B1_C - [15:0] */
+#define ARIZONA_EQ4_B1_C_WIDTH                       16  /* EQ4_B1_C - [15:0] */
+
+/*
+ * R3712 (0xE80) - DRC1 ctrl1
+ */
+#define ARIZONA_DRC1_SIG_DET_RMS_MASK            0xF800  /* DRC1_SIG_DET_RMS - [15:11] */
+#define ARIZONA_DRC1_SIG_DET_RMS_SHIFT               11  /* DRC1_SIG_DET_RMS - [15:11] */
+#define ARIZONA_DRC1_SIG_DET_RMS_WIDTH                5  /* DRC1_SIG_DET_RMS - [15:11] */
+#define ARIZONA_DRC1_SIG_DET_PK_MASK             0x0600  /* DRC1_SIG_DET_PK - [10:9] */
+#define ARIZONA_DRC1_SIG_DET_PK_SHIFT                 9  /* DRC1_SIG_DET_PK - [10:9] */
+#define ARIZONA_DRC1_SIG_DET_PK_WIDTH                 2  /* DRC1_SIG_DET_PK - [10:9] */
+#define ARIZONA_DRC1_NG_ENA                      0x0100  /* DRC1_NG_ENA */
+#define ARIZONA_DRC1_NG_ENA_MASK                 0x0100  /* DRC1_NG_ENA */
+#define ARIZONA_DRC1_NG_ENA_SHIFT                     8  /* DRC1_NG_ENA */
+#define ARIZONA_DRC1_NG_ENA_WIDTH                     1  /* DRC1_NG_ENA */
+#define ARIZONA_DRC1_SIG_DET_MODE                0x0080  /* DRC1_SIG_DET_MODE */
+#define ARIZONA_DRC1_SIG_DET_MODE_MASK           0x0080  /* DRC1_SIG_DET_MODE */
+#define ARIZONA_DRC1_SIG_DET_MODE_SHIFT               7  /* DRC1_SIG_DET_MODE */
+#define ARIZONA_DRC1_SIG_DET_MODE_WIDTH               1  /* DRC1_SIG_DET_MODE */
+#define ARIZONA_DRC1_SIG_DET                     0x0040  /* DRC1_SIG_DET */
+#define ARIZONA_DRC1_SIG_DET_MASK                0x0040  /* DRC1_SIG_DET */
+#define ARIZONA_DRC1_SIG_DET_SHIFT                    6  /* DRC1_SIG_DET */
+#define ARIZONA_DRC1_SIG_DET_WIDTH                    1  /* DRC1_SIG_DET */
+#define ARIZONA_DRC1_KNEE2_OP_ENA                0x0020  /* DRC1_KNEE2_OP_ENA */
+#define ARIZONA_DRC1_KNEE2_OP_ENA_MASK           0x0020  /* DRC1_KNEE2_OP_ENA */
+#define ARIZONA_DRC1_KNEE2_OP_ENA_SHIFT               5  /* DRC1_KNEE2_OP_ENA */
+#define ARIZONA_DRC1_KNEE2_OP_ENA_WIDTH               1  /* DRC1_KNEE2_OP_ENA */
+#define ARIZONA_DRC1_QR                          0x0010  /* DRC1_QR */
+#define ARIZONA_DRC1_QR_MASK                     0x0010  /* DRC1_QR */
+#define ARIZONA_DRC1_QR_SHIFT                         4  /* DRC1_QR */
+#define ARIZONA_DRC1_QR_WIDTH                         1  /* DRC1_QR */
+#define ARIZONA_DRC1_ANTICLIP                    0x0008  /* DRC1_ANTICLIP */
+#define ARIZONA_DRC1_ANTICLIP_MASK               0x0008  /* DRC1_ANTICLIP */
+#define ARIZONA_DRC1_ANTICLIP_SHIFT                   3  /* DRC1_ANTICLIP */
+#define ARIZONA_DRC1_ANTICLIP_WIDTH                   1  /* DRC1_ANTICLIP */
+#define ARIZONA_DRC1L_ENA                        0x0002  /* DRC1L_ENA */
+#define ARIZONA_DRC1L_ENA_MASK                   0x0002  /* DRC1L_ENA */
+#define ARIZONA_DRC1L_ENA_SHIFT                       1  /* DRC1L_ENA */
+#define ARIZONA_DRC1L_ENA_WIDTH                       1  /* DRC1L_ENA */
+#define ARIZONA_DRC1R_ENA                        0x0001  /* DRC1R_ENA */
+#define ARIZONA_DRC1R_ENA_MASK                   0x0001  /* DRC1R_ENA */
+#define ARIZONA_DRC1R_ENA_SHIFT                       0  /* DRC1R_ENA */
+#define ARIZONA_DRC1R_ENA_WIDTH                       1  /* DRC1R_ENA */
+
+/*
+ * R3713 (0xE81) - DRC1 ctrl2
+ */
+#define ARIZONA_DRC1_ATK_MASK                    0x1E00  /* DRC1_ATK - [12:9] */
+#define ARIZONA_DRC1_ATK_SHIFT                        9  /* DRC1_ATK - [12:9] */
+#define ARIZONA_DRC1_ATK_WIDTH                        4  /* DRC1_ATK - [12:9] */
+#define ARIZONA_DRC1_DCY_MASK                    0x01E0  /* DRC1_DCY - [8:5] */
+#define ARIZONA_DRC1_DCY_SHIFT                        5  /* DRC1_DCY - [8:5] */
+#define ARIZONA_DRC1_DCY_WIDTH                        4  /* DRC1_DCY - [8:5] */
+#define ARIZONA_DRC1_MINGAIN_MASK                0x001C  /* DRC1_MINGAIN - [4:2] */
+#define ARIZONA_DRC1_MINGAIN_SHIFT                    2  /* DRC1_MINGAIN - [4:2] */
+#define ARIZONA_DRC1_MINGAIN_WIDTH                    3  /* DRC1_MINGAIN - [4:2] */
+#define ARIZONA_DRC1_MAXGAIN_MASK                0x0003  /* DRC1_MAXGAIN - [1:0] */
+#define ARIZONA_DRC1_MAXGAIN_SHIFT                    0  /* DRC1_MAXGAIN - [1:0] */
+#define ARIZONA_DRC1_MAXGAIN_WIDTH                    2  /* DRC1_MAXGAIN - [1:0] */
+
+/*
+ * R3714 (0xE82) - DRC1 ctrl3
+ */
+#define ARIZONA_DRC1_NG_MINGAIN_MASK             0xF000  /* DRC1_NG_MINGAIN - [15:12] */
+#define ARIZONA_DRC1_NG_MINGAIN_SHIFT                12  /* DRC1_NG_MINGAIN - [15:12] */
+#define ARIZONA_DRC1_NG_MINGAIN_WIDTH                 4  /* DRC1_NG_MINGAIN - [15:12] */
+#define ARIZONA_DRC1_NG_EXP_MASK                 0x0C00  /* DRC1_NG_EXP - [11:10] */
+#define ARIZONA_DRC1_NG_EXP_SHIFT                    10  /* DRC1_NG_EXP - [11:10] */
+#define ARIZONA_DRC1_NG_EXP_WIDTH                     2  /* DRC1_NG_EXP - [11:10] */
+#define ARIZONA_DRC1_QR_THR_MASK                 0x0300  /* DRC1_QR_THR - [9:8] */
+#define ARIZONA_DRC1_QR_THR_SHIFT                     8  /* DRC1_QR_THR - [9:8] */
+#define ARIZONA_DRC1_QR_THR_WIDTH                     2  /* DRC1_QR_THR - [9:8] */
+#define ARIZONA_DRC1_QR_DCY_MASK                 0x00C0  /* DRC1_QR_DCY - [7:6] */
+#define ARIZONA_DRC1_QR_DCY_SHIFT                     6  /* DRC1_QR_DCY - [7:6] */
+#define ARIZONA_DRC1_QR_DCY_WIDTH                     2  /* DRC1_QR_DCY - [7:6] */
+#define ARIZONA_DRC1_HI_COMP_MASK                0x0038  /* DRC1_HI_COMP - [5:3] */
+#define ARIZONA_DRC1_HI_COMP_SHIFT                    3  /* DRC1_HI_COMP - [5:3] */
+#define ARIZONA_DRC1_HI_COMP_WIDTH                    3  /* DRC1_HI_COMP - [5:3] */
+#define ARIZONA_DRC1_LO_COMP_MASK                0x0007  /* DRC1_LO_COMP - [2:0] */
+#define ARIZONA_DRC1_LO_COMP_SHIFT                    0  /* DRC1_LO_COMP - [2:0] */
+#define ARIZONA_DRC1_LO_COMP_WIDTH                    3  /* DRC1_LO_COMP - [2:0] */
+
+/*
+ * R3715 (0xE83) - DRC1 ctrl4
+ */
+#define ARIZONA_DRC1_KNEE_IP_MASK                0x07E0  /* DRC1_KNEE_IP - [10:5] */
+#define ARIZONA_DRC1_KNEE_IP_SHIFT                    5  /* DRC1_KNEE_IP - [10:5] */
+#define ARIZONA_DRC1_KNEE_IP_WIDTH                    6  /* DRC1_KNEE_IP - [10:5] */
+#define ARIZONA_DRC1_KNEE_OP_MASK                0x001F  /* DRC1_KNEE_OP - [4:0] */
+#define ARIZONA_DRC1_KNEE_OP_SHIFT                    0  /* DRC1_KNEE_OP - [4:0] */
+#define ARIZONA_DRC1_KNEE_OP_WIDTH                    5  /* DRC1_KNEE_OP - [4:0] */
+
+/*
+ * R3716 (0xE84) - DRC1 ctrl5
+ */
+#define ARIZONA_DRC1_KNEE2_IP_MASK               0x03E0  /* DRC1_KNEE2_IP - [9:5] */
+#define ARIZONA_DRC1_KNEE2_IP_SHIFT                   5  /* DRC1_KNEE2_IP - [9:5] */
+#define ARIZONA_DRC1_KNEE2_IP_WIDTH                   5  /* DRC1_KNEE2_IP - [9:5] */
+#define ARIZONA_DRC1_KNEE2_OP_MASK               0x001F  /* DRC1_KNEE2_OP - [4:0] */
+#define ARIZONA_DRC1_KNEE2_OP_SHIFT                   0  /* DRC1_KNEE2_OP - [4:0] */
+#define ARIZONA_DRC1_KNEE2_OP_WIDTH                   5  /* DRC1_KNEE2_OP - [4:0] */
+
+/*
+ * R3721 (0xE89) - DRC2 ctrl1
+ */
+#define ARIZONA_DRC2_SIG_DET_RMS_MASK            0xF800  /* DRC2_SIG_DET_RMS - [15:11] */
+#define ARIZONA_DRC2_SIG_DET_RMS_SHIFT               11  /* DRC2_SIG_DET_RMS - [15:11] */
+#define ARIZONA_DRC2_SIG_DET_RMS_WIDTH                5  /* DRC2_SIG_DET_RMS - [15:11] */
+#define ARIZONA_DRC2_SIG_DET_PK_MASK             0x0600  /* DRC2_SIG_DET_PK - [10:9] */
+#define ARIZONA_DRC2_SIG_DET_PK_SHIFT                 9  /* DRC2_SIG_DET_PK - [10:9] */
+#define ARIZONA_DRC2_SIG_DET_PK_WIDTH                 2  /* DRC2_SIG_DET_PK - [10:9] */
+#define ARIZONA_DRC2_NG_ENA                      0x0100  /* DRC2_NG_ENA */
+#define ARIZONA_DRC2_NG_ENA_MASK                 0x0100  /* DRC2_NG_ENA */
+#define ARIZONA_DRC2_NG_ENA_SHIFT                     8  /* DRC2_NG_ENA */
+#define ARIZONA_DRC2_NG_ENA_WIDTH                     1  /* DRC2_NG_ENA */
+#define ARIZONA_DRC2_SIG_DET_MODE                0x0080  /* DRC2_SIG_DET_MODE */
+#define ARIZONA_DRC2_SIG_DET_MODE_MASK           0x0080  /* DRC2_SIG_DET_MODE */
+#define ARIZONA_DRC2_SIG_DET_MODE_SHIFT               7  /* DRC2_SIG_DET_MODE */
+#define ARIZONA_DRC2_SIG_DET_MODE_WIDTH               1  /* DRC2_SIG_DET_MODE */
+#define ARIZONA_DRC2_SIG_DET                     0x0040  /* DRC2_SIG_DET */
+#define ARIZONA_DRC2_SIG_DET_MASK                0x0040  /* DRC2_SIG_DET */
+#define ARIZONA_DRC2_SIG_DET_SHIFT                    6  /* DRC2_SIG_DET */
+#define ARIZONA_DRC2_SIG_DET_WIDTH                    1  /* DRC2_SIG_DET */
+#define ARIZONA_DRC2_KNEE2_OP_ENA                0x0020  /* DRC2_KNEE2_OP_ENA */
+#define ARIZONA_DRC2_KNEE2_OP_ENA_MASK           0x0020  /* DRC2_KNEE2_OP_ENA */
+#define ARIZONA_DRC2_KNEE2_OP_ENA_SHIFT               5  /* DRC2_KNEE2_OP_ENA */
+#define ARIZONA_DRC2_KNEE2_OP_ENA_WIDTH               1  /* DRC2_KNEE2_OP_ENA */
+#define ARIZONA_DRC2_QR                          0x0010  /* DRC2_QR */
+#define ARIZONA_DRC2_QR_MASK                     0x0010  /* DRC2_QR */
+#define ARIZONA_DRC2_QR_SHIFT                         4  /* DRC2_QR */
+#define ARIZONA_DRC2_QR_WIDTH                         1  /* DRC2_QR */
+#define ARIZONA_DRC2_ANTICLIP                    0x0008  /* DRC2_ANTICLIP */
+#define ARIZONA_DRC2_ANTICLIP_MASK               0x0008  /* DRC2_ANTICLIP */
+#define ARIZONA_DRC2_ANTICLIP_SHIFT                   3  /* DRC2_ANTICLIP */
+#define ARIZONA_DRC2_ANTICLIP_WIDTH                   1  /* DRC2_ANTICLIP */
+#define ARIZONA_DRC2L_ENA                        0x0002  /* DRC2L_ENA */
+#define ARIZONA_DRC2L_ENA_MASK                   0x0002  /* DRC2L_ENA */
+#define ARIZONA_DRC2L_ENA_SHIFT                       1  /* DRC2L_ENA */
+#define ARIZONA_DRC2L_ENA_WIDTH                       1  /* DRC2L_ENA */
+#define ARIZONA_DRC2R_ENA                        0x0001  /* DRC2R_ENA */
+#define ARIZONA_DRC2R_ENA_MASK                   0x0001  /* DRC2R_ENA */
+#define ARIZONA_DRC2R_ENA_SHIFT                       0  /* DRC2R_ENA */
+#define ARIZONA_DRC2R_ENA_WIDTH                       1  /* DRC2R_ENA */
+
+/*
+ * R3722 (0xE8A) - DRC2 ctrl2
+ */
+#define ARIZONA_DRC2_ATK_MASK                    0x1E00  /* DRC2_ATK - [12:9] */
+#define ARIZONA_DRC2_ATK_SHIFT                        9  /* DRC2_ATK - [12:9] */
+#define ARIZONA_DRC2_ATK_WIDTH                        4  /* DRC2_ATK - [12:9] */
+#define ARIZONA_DRC2_DCY_MASK                    0x01E0  /* DRC2_DCY - [8:5] */
+#define ARIZONA_DRC2_DCY_SHIFT                        5  /* DRC2_DCY - [8:5] */
+#define ARIZONA_DRC2_DCY_WIDTH                        4  /* DRC2_DCY - [8:5] */
+#define ARIZONA_DRC2_MINGAIN_MASK                0x001C  /* DRC2_MINGAIN - [4:2] */
+#define ARIZONA_DRC2_MINGAIN_SHIFT                    2  /* DRC2_MINGAIN - [4:2] */
+#define ARIZONA_DRC2_MINGAIN_WIDTH                    3  /* DRC2_MINGAIN - [4:2] */
+#define ARIZONA_DRC2_MAXGAIN_MASK                0x0003  /* DRC2_MAXGAIN - [1:0] */
+#define ARIZONA_DRC2_MAXGAIN_SHIFT                    0  /* DRC2_MAXGAIN - [1:0] */
+#define ARIZONA_DRC2_MAXGAIN_WIDTH                    2  /* DRC2_MAXGAIN - [1:0] */
+
+/*
+ * R3723 (0xE8B) - DRC2 ctrl3
+ */
+#define ARIZONA_DRC2_NG_MINGAIN_MASK             0xF000  /* DRC2_NG_MINGAIN - [15:12] */
+#define ARIZONA_DRC2_NG_MINGAIN_SHIFT                12  /* DRC2_NG_MINGAIN - [15:12] */
+#define ARIZONA_DRC2_NG_MINGAIN_WIDTH                 4  /* DRC2_NG_MINGAIN - [15:12] */
+#define ARIZONA_DRC2_NG_EXP_MASK                 0x0C00  /* DRC2_NG_EXP - [11:10] */
+#define ARIZONA_DRC2_NG_EXP_SHIFT                    10  /* DRC2_NG_EXP - [11:10] */
+#define ARIZONA_DRC2_NG_EXP_WIDTH                     2  /* DRC2_NG_EXP - [11:10] */
+#define ARIZONA_DRC2_QR_THR_MASK                 0x0300  /* DRC2_QR_THR - [9:8] */
+#define ARIZONA_DRC2_QR_THR_SHIFT                     8  /* DRC2_QR_THR - [9:8] */
+#define ARIZONA_DRC2_QR_THR_WIDTH                     2  /* DRC2_QR_THR - [9:8] */
+#define ARIZONA_DRC2_QR_DCY_MASK                 0x00C0  /* DRC2_QR_DCY - [7:6] */
+#define ARIZONA_DRC2_QR_DCY_SHIFT                     6  /* DRC2_QR_DCY - [7:6] */
+#define ARIZONA_DRC2_QR_DCY_WIDTH                     2  /* DRC2_QR_DCY - [7:6] */
+#define ARIZONA_DRC2_HI_COMP_MASK                0x0038  /* DRC2_HI_COMP - [5:3] */
+#define ARIZONA_DRC2_HI_COMP_SHIFT                    3  /* DRC2_HI_COMP - [5:3] */
+#define ARIZONA_DRC2_HI_COMP_WIDTH                    3  /* DRC2_HI_COMP - [5:3] */
+#define ARIZONA_DRC2_LO_COMP_MASK                0x0007  /* DRC2_LO_COMP - [2:0] */
+#define ARIZONA_DRC2_LO_COMP_SHIFT                    0  /* DRC2_LO_COMP - [2:0] */
+#define ARIZONA_DRC2_LO_COMP_WIDTH                    3  /* DRC2_LO_COMP - [2:0] */
+
+/*
+ * R3724 (0xE8C) - DRC2 ctrl4
+ */
+#define ARIZONA_DRC2_KNEE_IP_MASK                0x07E0  /* DRC2_KNEE_IP - [10:5] */
+#define ARIZONA_DRC2_KNEE_IP_SHIFT                    5  /* DRC2_KNEE_IP - [10:5] */
+#define ARIZONA_DRC2_KNEE_IP_WIDTH                    6  /* DRC2_KNEE_IP - [10:5] */
+#define ARIZONA_DRC2_KNEE_OP_MASK                0x001F  /* DRC2_KNEE_OP - [4:0] */
+#define ARIZONA_DRC2_KNEE_OP_SHIFT                    0  /* DRC2_KNEE_OP - [4:0] */
+#define ARIZONA_DRC2_KNEE_OP_WIDTH                    5  /* DRC2_KNEE_OP - [4:0] */
+
+/*
+ * R3725 (0xE8D) - DRC2 ctrl5
+ */
+#define ARIZONA_DRC2_KNEE2_IP_MASK               0x03E0  /* DRC2_KNEE2_IP - [9:5] */
+#define ARIZONA_DRC2_KNEE2_IP_SHIFT                   5  /* DRC2_KNEE2_IP - [9:5] */
+#define ARIZONA_DRC2_KNEE2_IP_WIDTH                   5  /* DRC2_KNEE2_IP - [9:5] */
+#define ARIZONA_DRC2_KNEE2_OP_MASK               0x001F  /* DRC2_KNEE2_OP - [4:0] */
+#define ARIZONA_DRC2_KNEE2_OP_SHIFT                   0  /* DRC2_KNEE2_OP - [4:0] */
+#define ARIZONA_DRC2_KNEE2_OP_WIDTH                   5  /* DRC2_KNEE2_OP - [4:0] */
+
+/*
+ * R3776 (0xEC0) - HPLPF1_1
+ */
+#define ARIZONA_LHPF1_MODE                       0x0002  /* LHPF1_MODE */
+#define ARIZONA_LHPF1_MODE_MASK                  0x0002  /* LHPF1_MODE */
+#define ARIZONA_LHPF1_MODE_SHIFT                      1  /* LHPF1_MODE */
+#define ARIZONA_LHPF1_MODE_WIDTH                      1  /* LHPF1_MODE */
+#define ARIZONA_LHPF1_ENA                        0x0001  /* LHPF1_ENA */
+#define ARIZONA_LHPF1_ENA_MASK                   0x0001  /* LHPF1_ENA */
+#define ARIZONA_LHPF1_ENA_SHIFT                       0  /* LHPF1_ENA */
+#define ARIZONA_LHPF1_ENA_WIDTH                       1  /* LHPF1_ENA */
+
+/*
+ * R3777 (0xEC1) - HPLPF1_2
+ */
+#define ARIZONA_LHPF1_COEFF_MASK                 0xFFFF  /* LHPF1_COEFF - [15:0] */
+#define ARIZONA_LHPF1_COEFF_SHIFT                     0  /* LHPF1_COEFF - [15:0] */
+#define ARIZONA_LHPF1_COEFF_WIDTH                    16  /* LHPF1_COEFF - [15:0] */
+
+/*
+ * R3780 (0xEC4) - HPLPF2_1
+ */
+#define ARIZONA_LHPF2_MODE                       0x0002  /* LHPF2_MODE */
+#define ARIZONA_LHPF2_MODE_MASK                  0x0002  /* LHPF2_MODE */
+#define ARIZONA_LHPF2_MODE_SHIFT                      1  /* LHPF2_MODE */
+#define ARIZONA_LHPF2_MODE_WIDTH                      1  /* LHPF2_MODE */
+#define ARIZONA_LHPF2_ENA                        0x0001  /* LHPF2_ENA */
+#define ARIZONA_LHPF2_ENA_MASK                   0x0001  /* LHPF2_ENA */
+#define ARIZONA_LHPF2_ENA_SHIFT                       0  /* LHPF2_ENA */
+#define ARIZONA_LHPF2_ENA_WIDTH                       1  /* LHPF2_ENA */
+
+/*
+ * R3781 (0xEC5) - HPLPF2_2
+ */
+#define ARIZONA_LHPF2_COEFF_MASK                 0xFFFF  /* LHPF2_COEFF - [15:0] */
+#define ARIZONA_LHPF2_COEFF_SHIFT                     0  /* LHPF2_COEFF - [15:0] */
+#define ARIZONA_LHPF2_COEFF_WIDTH                    16  /* LHPF2_COEFF - [15:0] */
+
+/*
+ * R3784 (0xEC8) - HPLPF3_1
+ */
+#define ARIZONA_LHPF3_MODE                       0x0002  /* LHPF3_MODE */
+#define ARIZONA_LHPF3_MODE_MASK                  0x0002  /* LHPF3_MODE */
+#define ARIZONA_LHPF3_MODE_SHIFT                      1  /* LHPF3_MODE */
+#define ARIZONA_LHPF3_MODE_WIDTH                      1  /* LHPF3_MODE */
+#define ARIZONA_LHPF3_ENA                        0x0001  /* LHPF3_ENA */
+#define ARIZONA_LHPF3_ENA_MASK                   0x0001  /* LHPF3_ENA */
+#define ARIZONA_LHPF3_ENA_SHIFT                       0  /* LHPF3_ENA */
+#define ARIZONA_LHPF3_ENA_WIDTH                       1  /* LHPF3_ENA */
+
+/*
+ * R3785 (0xEC9) - HPLPF3_2
+ */
+#define ARIZONA_LHPF3_COEFF_MASK                 0xFFFF  /* LHPF3_COEFF - [15:0] */
+#define ARIZONA_LHPF3_COEFF_SHIFT                     0  /* LHPF3_COEFF - [15:0] */
+#define ARIZONA_LHPF3_COEFF_WIDTH                    16  /* LHPF3_COEFF - [15:0] */
+
+/*
+ * R3788 (0xECC) - HPLPF4_1
+ */
+#define ARIZONA_LHPF4_MODE                       0x0002  /* LHPF4_MODE */
+#define ARIZONA_LHPF4_MODE_MASK                  0x0002  /* LHPF4_MODE */
+#define ARIZONA_LHPF4_MODE_SHIFT                      1  /* LHPF4_MODE */
+#define ARIZONA_LHPF4_MODE_WIDTH                      1  /* LHPF4_MODE */
+#define ARIZONA_LHPF4_ENA                        0x0001  /* LHPF4_ENA */
+#define ARIZONA_LHPF4_ENA_MASK                   0x0001  /* LHPF4_ENA */
+#define ARIZONA_LHPF4_ENA_SHIFT                       0  /* LHPF4_ENA */
+#define ARIZONA_LHPF4_ENA_WIDTH                       1  /* LHPF4_ENA */
+
+/*
+ * R3789 (0xECD) - HPLPF4_2
+ */
+#define ARIZONA_LHPF4_COEFF_MASK                 0xFFFF  /* LHPF4_COEFF - [15:0] */
+#define ARIZONA_LHPF4_COEFF_SHIFT                     0  /* LHPF4_COEFF - [15:0] */
+#define ARIZONA_LHPF4_COEFF_WIDTH                    16  /* LHPF4_COEFF - [15:0] */
+
+/*
+ * R3808 (0xEE0) - ASRC_ENABLE
+ */
+#define ARIZONA_ASRC2L_ENA                       0x0008  /* ASRC2L_ENA */
+#define ARIZONA_ASRC2L_ENA_MASK                  0x0008  /* ASRC2L_ENA */
+#define ARIZONA_ASRC2L_ENA_SHIFT                      3  /* ASRC2L_ENA */
+#define ARIZONA_ASRC2L_ENA_WIDTH                      1  /* ASRC2L_ENA */
+#define ARIZONA_ASRC2R_ENA                       0x0004  /* ASRC2R_ENA */
+#define ARIZONA_ASRC2R_ENA_MASK                  0x0004  /* ASRC2R_ENA */
+#define ARIZONA_ASRC2R_ENA_SHIFT                      2  /* ASRC2R_ENA */
+#define ARIZONA_ASRC2R_ENA_WIDTH                      1  /* ASRC2R_ENA */
+#define ARIZONA_ASRC1L_ENA                       0x0002  /* ASRC1L_ENA */
+#define ARIZONA_ASRC1L_ENA_MASK                  0x0002  /* ASRC1L_ENA */
+#define ARIZONA_ASRC1L_ENA_SHIFT                      1  /* ASRC1L_ENA */
+#define ARIZONA_ASRC1L_ENA_WIDTH                      1  /* ASRC1L_ENA */
+#define ARIZONA_ASRC1R_ENA                       0x0001  /* ASRC1R_ENA */
+#define ARIZONA_ASRC1R_ENA_MASK                  0x0001  /* ASRC1R_ENA */
+#define ARIZONA_ASRC1R_ENA_SHIFT                      0  /* ASRC1R_ENA */
+#define ARIZONA_ASRC1R_ENA_WIDTH                      1  /* ASRC1R_ENA */
+
+/*
+ * R3810 (0xEE2) - ASRC_RATE1
+ */
+#define ARIZONA_ASRC_RATE1_MASK                  0x7800  /* ASRC_RATE1 - [14:11] */
+#define ARIZONA_ASRC_RATE1_SHIFT                     11  /* ASRC_RATE1 - [14:11] */
+#define ARIZONA_ASRC_RATE1_WIDTH                      4  /* ASRC_RATE1 - [14:11] */
+
+/*
+ * R3811 (0xEE3) - ASRC_RATE2
+ */
+#define ARIZONA_ASRC_RATE2_MASK                  0x7800  /* ASRC_RATE2 - [14:11] */
+#define ARIZONA_ASRC_RATE2_SHIFT                     11  /* ASRC_RATE2 - [14:11] */
+#define ARIZONA_ASRC_RATE2_WIDTH                      4  /* ASRC_RATE2 - [14:11] */
+
+/*
+ * R3824 (0xEF0) - ISRC 1 CTRL 1
+ */
+#define ARIZONA_ISRC1_FSH_MASK                   0x7800  /* ISRC1_FSH - [14:11] */
+#define ARIZONA_ISRC1_FSH_SHIFT                      11  /* ISRC1_FSH - [14:11] */
+#define ARIZONA_ISRC1_FSH_WIDTH                       4  /* ISRC1_FSH - [14:11] */
+#define ARIZONA_ISRC1_CLK_SEL_MASK               0x0700  /* ISRC1_CLK_SEL - [10:8] */
+#define ARIZONA_ISRC1_CLK_SEL_SHIFT                   8  /* ISRC1_CLK_SEL - [10:8] */
+#define ARIZONA_ISRC1_CLK_SEL_WIDTH                   3  /* ISRC1_CLK_SEL - [10:8] */
+
+/*
+ * R3825 (0xEF1) - ISRC 1 CTRL 2
+ */
+#define ARIZONA_ISRC1_FSL_MASK                   0x7800  /* ISRC1_FSL - [14:11] */
+#define ARIZONA_ISRC1_FSL_SHIFT                      11  /* ISRC1_FSL - [14:11] */
+#define ARIZONA_ISRC1_FSL_WIDTH                       4  /* ISRC1_FSL - [14:11] */
+
+/*
+ * R3826 (0xEF2) - ISRC 1 CTRL 3
+ */
+#define ARIZONA_ISRC1_INT0_ENA                   0x8000  /* ISRC1_INT0_ENA */
+#define ARIZONA_ISRC1_INT0_ENA_MASK              0x8000  /* ISRC1_INT0_ENA */
+#define ARIZONA_ISRC1_INT0_ENA_SHIFT                 15  /* ISRC1_INT0_ENA */
+#define ARIZONA_ISRC1_INT0_ENA_WIDTH                  1  /* ISRC1_INT0_ENA */
+#define ARIZONA_ISRC1_INT1_ENA                   0x4000  /* ISRC1_INT1_ENA */
+#define ARIZONA_ISRC1_INT1_ENA_MASK              0x4000  /* ISRC1_INT1_ENA */
+#define ARIZONA_ISRC1_INT1_ENA_SHIFT                 14  /* ISRC1_INT1_ENA */
+#define ARIZONA_ISRC1_INT1_ENA_WIDTH                  1  /* ISRC1_INT1_ENA */
+#define ARIZONA_ISRC1_INT2_ENA                   0x2000  /* ISRC1_INT2_ENA */
+#define ARIZONA_ISRC1_INT2_ENA_MASK              0x2000  /* ISRC1_INT2_ENA */
+#define ARIZONA_ISRC1_INT2_ENA_SHIFT                 13  /* ISRC1_INT2_ENA */
+#define ARIZONA_ISRC1_INT2_ENA_WIDTH                  1  /* ISRC1_INT2_ENA */
+#define ARIZONA_ISRC1_INT3_ENA                   0x1000  /* ISRC1_INT3_ENA */
+#define ARIZONA_ISRC1_INT3_ENA_MASK              0x1000  /* ISRC1_INT3_ENA */
+#define ARIZONA_ISRC1_INT3_ENA_SHIFT                 12  /* ISRC1_INT3_ENA */
+#define ARIZONA_ISRC1_INT3_ENA_WIDTH                  1  /* ISRC1_INT3_ENA */
+#define ARIZONA_ISRC1_DEC0_ENA                   0x0200  /* ISRC1_DEC0_ENA */
+#define ARIZONA_ISRC1_DEC0_ENA_MASK              0x0200  /* ISRC1_DEC0_ENA */
+#define ARIZONA_ISRC1_DEC0_ENA_SHIFT                  9  /* ISRC1_DEC0_ENA */
+#define ARIZONA_ISRC1_DEC0_ENA_WIDTH                  1  /* ISRC1_DEC0_ENA */
+#define ARIZONA_ISRC1_DEC1_ENA                   0x0100  /* ISRC1_DEC1_ENA */
+#define ARIZONA_ISRC1_DEC1_ENA_MASK              0x0100  /* ISRC1_DEC1_ENA */
+#define ARIZONA_ISRC1_DEC1_ENA_SHIFT                  8  /* ISRC1_DEC1_ENA */
+#define ARIZONA_ISRC1_DEC1_ENA_WIDTH                  1  /* ISRC1_DEC1_ENA */
+#define ARIZONA_ISRC1_DEC2_ENA                   0x0080  /* ISRC1_DEC2_ENA */
+#define ARIZONA_ISRC1_DEC2_ENA_MASK              0x0080  /* ISRC1_DEC2_ENA */
+#define ARIZONA_ISRC1_DEC2_ENA_SHIFT                  7  /* ISRC1_DEC2_ENA */
+#define ARIZONA_ISRC1_DEC2_ENA_WIDTH                  1  /* ISRC1_DEC2_ENA */
+#define ARIZONA_ISRC1_DEC3_ENA                   0x0040  /* ISRC1_DEC3_ENA */
+#define ARIZONA_ISRC1_DEC3_ENA_MASK              0x0040  /* ISRC1_DEC3_ENA */
+#define ARIZONA_ISRC1_DEC3_ENA_SHIFT                  6  /* ISRC1_DEC3_ENA */
+#define ARIZONA_ISRC1_DEC3_ENA_WIDTH                  1  /* ISRC1_DEC3_ENA */
+#define ARIZONA_ISRC1_NOTCH_ENA                  0x0001  /* ISRC1_NOTCH_ENA */
+#define ARIZONA_ISRC1_NOTCH_ENA_MASK             0x0001  /* ISRC1_NOTCH_ENA */
+#define ARIZONA_ISRC1_NOTCH_ENA_SHIFT                 0  /* ISRC1_NOTCH_ENA */
+#define ARIZONA_ISRC1_NOTCH_ENA_WIDTH                 1  /* ISRC1_NOTCH_ENA */
+
+/*
+ * R3827 (0xEF3) - ISRC 2 CTRL 1
+ */
+#define ARIZONA_ISRC2_FSH_MASK                   0x7800  /* ISRC2_FSH - [14:11] */
+#define ARIZONA_ISRC2_FSH_SHIFT                      11  /* ISRC2_FSH - [14:11] */
+#define ARIZONA_ISRC2_FSH_WIDTH                       4  /* ISRC2_FSH - [14:11] */
+#define ARIZONA_ISRC2_CLK_SEL_MASK               0x0700  /* ISRC2_CLK_SEL - [10:8] */
+#define ARIZONA_ISRC2_CLK_SEL_SHIFT                   8  /* ISRC2_CLK_SEL - [10:8] */
+#define ARIZONA_ISRC2_CLK_SEL_WIDTH                   3  /* ISRC2_CLK_SEL - [10:8] */
+
+/*
+ * R3828 (0xEF4) - ISRC 2 CTRL 2
+ */
+#define ARIZONA_ISRC2_FSL_MASK                   0x7800  /* ISRC2_FSL - [14:11] */
+#define ARIZONA_ISRC2_FSL_SHIFT                      11  /* ISRC2_FSL - [14:11] */
+#define ARIZONA_ISRC2_FSL_WIDTH                       4  /* ISRC2_FSL - [14:11] */
+
+/*
+ * R3829 (0xEF5) - ISRC 2 CTRL 3
+ */
+#define ARIZONA_ISRC2_INT0_ENA                   0x8000  /* ISRC2_INT0_ENA */
+#define ARIZONA_ISRC2_INT0_ENA_MASK              0x8000  /* ISRC2_INT0_ENA */
+#define ARIZONA_ISRC2_INT0_ENA_SHIFT                 15  /* ISRC2_INT0_ENA */
+#define ARIZONA_ISRC2_INT0_ENA_WIDTH                  1  /* ISRC2_INT0_ENA */
+#define ARIZONA_ISRC2_INT1_ENA                   0x4000  /* ISRC2_INT1_ENA */
+#define ARIZONA_ISRC2_INT1_ENA_MASK              0x4000  /* ISRC2_INT1_ENA */
+#define ARIZONA_ISRC2_INT1_ENA_SHIFT                 14  /* ISRC2_INT1_ENA */
+#define ARIZONA_ISRC2_INT1_ENA_WIDTH                  1  /* ISRC2_INT1_ENA */
+#define ARIZONA_ISRC2_INT2_ENA                   0x2000  /* ISRC2_INT2_ENA */
+#define ARIZONA_ISRC2_INT2_ENA_MASK              0x2000  /* ISRC2_INT2_ENA */
+#define ARIZONA_ISRC2_INT2_ENA_SHIFT                 13  /* ISRC2_INT2_ENA */
+#define ARIZONA_ISRC2_INT2_ENA_WIDTH                  1  /* ISRC2_INT2_ENA */
+#define ARIZONA_ISRC2_INT3_ENA                   0x1000  /* ISRC2_INT3_ENA */
+#define ARIZONA_ISRC2_INT3_ENA_MASK              0x1000  /* ISRC2_INT3_ENA */
+#define ARIZONA_ISRC2_INT3_ENA_SHIFT                 12  /* ISRC2_INT3_ENA */
+#define ARIZONA_ISRC2_INT3_ENA_WIDTH                  1  /* ISRC2_INT3_ENA */
+#define ARIZONA_ISRC2_DEC0_ENA                   0x0200  /* ISRC2_DEC0_ENA */
+#define ARIZONA_ISRC2_DEC0_ENA_MASK              0x0200  /* ISRC2_DEC0_ENA */
+#define ARIZONA_ISRC2_DEC0_ENA_SHIFT                  9  /* ISRC2_DEC0_ENA */
+#define ARIZONA_ISRC2_DEC0_ENA_WIDTH                  1  /* ISRC2_DEC0_ENA */
+#define ARIZONA_ISRC2_DEC1_ENA                   0x0100  /* ISRC2_DEC1_ENA */
+#define ARIZONA_ISRC2_DEC1_ENA_MASK              0x0100  /* ISRC2_DEC1_ENA */
+#define ARIZONA_ISRC2_DEC1_ENA_SHIFT                  8  /* ISRC2_DEC1_ENA */
+#define ARIZONA_ISRC2_DEC1_ENA_WIDTH                  1  /* ISRC2_DEC1_ENA */
+#define ARIZONA_ISRC2_DEC2_ENA                   0x0080  /* ISRC2_DEC2_ENA */
+#define ARIZONA_ISRC2_DEC2_ENA_MASK              0x0080  /* ISRC2_DEC2_ENA */
+#define ARIZONA_ISRC2_DEC2_ENA_SHIFT                  7  /* ISRC2_DEC2_ENA */
+#define ARIZONA_ISRC2_DEC2_ENA_WIDTH                  1  /* ISRC2_DEC2_ENA */
+#define ARIZONA_ISRC2_DEC3_ENA                   0x0040  /* ISRC2_DEC3_ENA */
+#define ARIZONA_ISRC2_DEC3_ENA_MASK              0x0040  /* ISRC2_DEC3_ENA */
+#define ARIZONA_ISRC2_DEC3_ENA_SHIFT                  6  /* ISRC2_DEC3_ENA */
+#define ARIZONA_ISRC2_DEC3_ENA_WIDTH                  1  /* ISRC2_DEC3_ENA */
+#define ARIZONA_ISRC2_NOTCH_ENA                  0x0001  /* ISRC2_NOTCH_ENA */
+#define ARIZONA_ISRC2_NOTCH_ENA_MASK             0x0001  /* ISRC2_NOTCH_ENA */
+#define ARIZONA_ISRC2_NOTCH_ENA_SHIFT                 0  /* ISRC2_NOTCH_ENA */
+#define ARIZONA_ISRC2_NOTCH_ENA_WIDTH                 1  /* ISRC2_NOTCH_ENA */
+
+/*
+ * R3830 (0xEF6) - ISRC 3 CTRL 1
+ */
+#define ARIZONA_ISRC3_FSH_MASK                   0x7800  /* ISRC3_FSH - [14:11] */
+#define ARIZONA_ISRC3_FSH_SHIFT                      11  /* ISRC3_FSH - [14:11] */
+#define ARIZONA_ISRC3_FSH_WIDTH                       4  /* ISRC3_FSH - [14:11] */
+#define ARIZONA_ISRC3_CLK_SEL_MASK               0x0700  /* ISRC3_CLK_SEL - [10:8] */
+#define ARIZONA_ISRC3_CLK_SEL_SHIFT                   8  /* ISRC3_CLK_SEL - [10:8] */
+#define ARIZONA_ISRC3_CLK_SEL_WIDTH                   3  /* ISRC3_CLK_SEL - [10:8] */
+
+/*
+ * R3831 (0xEF7) - ISRC 3 CTRL 2
+ */
+#define ARIZONA_ISRC3_FSL_MASK                   0x7800  /* ISRC3_FSL - [14:11] */
+#define ARIZONA_ISRC3_FSL_SHIFT                      11  /* ISRC3_FSL - [14:11] */
+#define ARIZONA_ISRC3_FSL_WIDTH                       4  /* ISRC3_FSL - [14:11] */
+
+/*
+ * R3832 (0xEF8) - ISRC 3 CTRL 3
+ */
+#define ARIZONA_ISRC3_INT0_ENA                   0x8000  /* ISRC3_INT0_ENA */
+#define ARIZONA_ISRC3_INT0_ENA_MASK              0x8000  /* ISRC3_INT0_ENA */
+#define ARIZONA_ISRC3_INT0_ENA_SHIFT                 15  /* ISRC3_INT0_ENA */
+#define ARIZONA_ISRC3_INT0_ENA_WIDTH                  1  /* ISRC3_INT0_ENA */
+#define ARIZONA_ISRC3_INT1_ENA                   0x4000  /* ISRC3_INT1_ENA */
+#define ARIZONA_ISRC3_INT1_ENA_MASK              0x4000  /* ISRC3_INT1_ENA */
+#define ARIZONA_ISRC3_INT1_ENA_SHIFT                 14  /* ISRC3_INT1_ENA */
+#define ARIZONA_ISRC3_INT1_ENA_WIDTH                  1  /* ISRC3_INT1_ENA */
+#define ARIZONA_ISRC3_INT2_ENA                   0x2000  /* ISRC3_INT2_ENA */
+#define ARIZONA_ISRC3_INT2_ENA_MASK              0x2000  /* ISRC3_INT2_ENA */
+#define ARIZONA_ISRC3_INT2_ENA_SHIFT                 13  /* ISRC3_INT2_ENA */
+#define ARIZONA_ISRC3_INT2_ENA_WIDTH                  1  /* ISRC3_INT2_ENA */
+#define ARIZONA_ISRC3_INT3_ENA                   0x1000  /* ISRC3_INT3_ENA */
+#define ARIZONA_ISRC3_INT3_ENA_MASK              0x1000  /* ISRC3_INT3_ENA */
+#define ARIZONA_ISRC3_INT3_ENA_SHIFT                 12  /* ISRC3_INT3_ENA */
+#define ARIZONA_ISRC3_INT3_ENA_WIDTH                  1  /* ISRC3_INT3_ENA */
+#define ARIZONA_ISRC3_DEC0_ENA                   0x0200  /* ISRC3_DEC0_ENA */
+#define ARIZONA_ISRC3_DEC0_ENA_MASK              0x0200  /* ISRC3_DEC0_ENA */
+#define ARIZONA_ISRC3_DEC0_ENA_SHIFT                  9  /* ISRC3_DEC0_ENA */
+#define ARIZONA_ISRC3_DEC0_ENA_WIDTH                  1  /* ISRC3_DEC0_ENA */
+#define ARIZONA_ISRC3_DEC1_ENA                   0x0100  /* ISRC3_DEC1_ENA */
+#define ARIZONA_ISRC3_DEC1_ENA_MASK              0x0100  /* ISRC3_DEC1_ENA */
+#define ARIZONA_ISRC3_DEC1_ENA_SHIFT                  8  /* ISRC3_DEC1_ENA */
+#define ARIZONA_ISRC3_DEC1_ENA_WIDTH                  1  /* ISRC3_DEC1_ENA */
+#define ARIZONA_ISRC3_DEC2_ENA                   0x0080  /* ISRC3_DEC2_ENA */
+#define ARIZONA_ISRC3_DEC2_ENA_MASK              0x0080  /* ISRC3_DEC2_ENA */
+#define ARIZONA_ISRC3_DEC2_ENA_SHIFT                  7  /* ISRC3_DEC2_ENA */
+#define ARIZONA_ISRC3_DEC2_ENA_WIDTH                  1  /* ISRC3_DEC2_ENA */
+#define ARIZONA_ISRC3_DEC3_ENA                   0x0040  /* ISRC3_DEC3_ENA */
+#define ARIZONA_ISRC3_DEC3_ENA_MASK              0x0040  /* ISRC3_DEC3_ENA */
+#define ARIZONA_ISRC3_DEC3_ENA_SHIFT                  6  /* ISRC3_DEC3_ENA */
+#define ARIZONA_ISRC3_DEC3_ENA_WIDTH                  1  /* ISRC3_DEC3_ENA */
+#define ARIZONA_ISRC3_NOTCH_ENA                  0x0001  /* ISRC3_NOTCH_ENA */
+#define ARIZONA_ISRC3_NOTCH_ENA_MASK             0x0001  /* ISRC3_NOTCH_ENA */
+#define ARIZONA_ISRC3_NOTCH_ENA_SHIFT                 0  /* ISRC3_NOTCH_ENA */
+#define ARIZONA_ISRC3_NOTCH_ENA_WIDTH                 1  /* ISRC3_NOTCH_ENA */
+
+/*
+ * R4352 (0x1100) - DSP1 Control 1
+ */
+#define ARIZONA_DSP1_RATE_MASK                   0x7800  /* DSP1_RATE - [14:11] */
+#define ARIZONA_DSP1_RATE_SHIFT                      11  /* DSP1_RATE - [14:11] */
+#define ARIZONA_DSP1_RATE_WIDTH                       4  /* DSP1_RATE - [14:11] */
+#define ARIZONA_DSP1_MEM_ENA                     0x0010  /* DSP1_MEM_ENA */
+#define ARIZONA_DSP1_MEM_ENA_MASK                0x0010  /* DSP1_MEM_ENA */
+#define ARIZONA_DSP1_MEM_ENA_SHIFT                    4  /* DSP1_MEM_ENA */
+#define ARIZONA_DSP1_MEM_ENA_WIDTH                    1  /* DSP1_MEM_ENA */
+#define ARIZONA_DSP1_SYS_ENA                     0x0004  /* DSP1_SYS_ENA */
+#define ARIZONA_DSP1_SYS_ENA_MASK                0x0004  /* DSP1_SYS_ENA */
+#define ARIZONA_DSP1_SYS_ENA_SHIFT                    2  /* DSP1_SYS_ENA */
+#define ARIZONA_DSP1_SYS_ENA_WIDTH                    1  /* DSP1_SYS_ENA */
+#define ARIZONA_DSP1_CORE_ENA                    0x0002  /* DSP1_CORE_ENA */
+#define ARIZONA_DSP1_CORE_ENA_MASK               0x0002  /* DSP1_CORE_ENA */
+#define ARIZONA_DSP1_CORE_ENA_SHIFT                   1  /* DSP1_CORE_ENA */
+#define ARIZONA_DSP1_CORE_ENA_WIDTH                   1  /* DSP1_CORE_ENA */
+#define ARIZONA_DSP1_START                       0x0001  /* DSP1_START */
+#define ARIZONA_DSP1_START_MASK                  0x0001  /* DSP1_START */
+#define ARIZONA_DSP1_START_SHIFT                      0  /* DSP1_START */
+#define ARIZONA_DSP1_START_WIDTH                      1  /* DSP1_START */
+
+/*
+ * R4353 (0x1101) - DSP1 Clocking 1
+ */
+#define ARIZONA_DSP1_CLK_SEL_MASK                0x0007  /* DSP1_CLK_SEL - [2:0] */
+#define ARIZONA_DSP1_CLK_SEL_SHIFT                    0  /* DSP1_CLK_SEL - [2:0] */
+#define ARIZONA_DSP1_CLK_SEL_WIDTH                    3  /* DSP1_CLK_SEL - [2:0] */
+
+/*
+ * R4356 (0x1104) - DSP1 Status 1
+ */
+#define ARIZONA_DSP1_RAM_RDY                     0x0001  /* DSP1_RAM_RDY */
+#define ARIZONA_DSP1_RAM_RDY_MASK                0x0001  /* DSP1_RAM_RDY */
+#define ARIZONA_DSP1_RAM_RDY_SHIFT                    0  /* DSP1_RAM_RDY */
+#define ARIZONA_DSP1_RAM_RDY_WIDTH                    1  /* DSP1_RAM_RDY */
+
+/*
+ * R4357 (0x1105) - DSP1 Status 2
+ */
+#define ARIZONA_DSP1_PING_FULL                   0x8000  /* DSP1_PING_FULL */
+#define ARIZONA_DSP1_PING_FULL_MASK              0x8000  /* DSP1_PING_FULL */
+#define ARIZONA_DSP1_PING_FULL_SHIFT                 15  /* DSP1_PING_FULL */
+#define ARIZONA_DSP1_PING_FULL_WIDTH                  1  /* DSP1_PING_FULL */
+#define ARIZONA_DSP1_PONG_FULL                   0x4000  /* DSP1_PONG_FULL */
+#define ARIZONA_DSP1_PONG_FULL_MASK              0x4000  /* DSP1_PONG_FULL */
+#define ARIZONA_DSP1_PONG_FULL_SHIFT                 14  /* DSP1_PONG_FULL */
+#define ARIZONA_DSP1_PONG_FULL_WIDTH                  1  /* DSP1_PONG_FULL */
+#define ARIZONA_DSP1_WDMA_ACTIVE_CHANNELS_MASK   0x00FF  /* DSP1_WDMA_ACTIVE_CHANNELS - [7:0] */
+#define ARIZONA_DSP1_WDMA_ACTIVE_CHANNELS_SHIFT       0  /* DSP1_WDMA_ACTIVE_CHANNELS - [7:0] */
+#define ARIZONA_DSP1_WDMA_ACTIVE_CHANNELS_WIDTH       8  /* DSP1_WDMA_ACTIVE_CHANNELS - [7:0] */
+
+#endif
diff --git a/include/linux/mfd/core.h b/include/linux/mfd/core.h
index 4e76163dd862..3a8435a8058f 100644
--- a/include/linux/mfd/core.h
+++ b/include/linux/mfd/core.h
@@ -36,6 +36,11 @@ struct mfd_cell {
         /* platform data passed to the sub devices drivers */
         void                    *platform_data;
         size_t                  pdata_size;
+        /*
+         * Device Tree compatible string
+         * See: Documentation/devicetree/usage-model.txt Chapter 2.2 for details
+         */
+        const char              *of_compatible;
 
         /*
          * These resources can be specified relative to the parent device.
diff --git a/include/linux/mfd/db8500-prcmu.h b/include/linux/mfd/db8500-prcmu.h
index b3a43b1263fe..b82f6ee66a0b 100644
--- a/include/linux/mfd/db8500-prcmu.h
+++ b/include/linux/mfd/db8500-prcmu.h
@@ -530,7 +530,7 @@ int db8500_prcmu_stop_temp_sense(void);
 int prcmu_abb_read(u8 slave, u8 reg, u8 *value, u8 size);
 int prcmu_abb_write(u8 slave, u8 reg, u8 *value, u8 size);
 
-void prcmu_ac_wake_req(void);
+int prcmu_ac_wake_req(void);
 void prcmu_ac_sleep_req(void);
 void db8500_prcmu_modem_reset(void);
 
@@ -680,7 +680,10 @@ static inline int prcmu_abb_write(u8 slave, u8 reg, u8 *value, u8 size)
         return -ENOSYS;
 }
 
-static inline void prcmu_ac_wake_req(void) {}
+static inline int prcmu_ac_wake_req(void)
+{
+        return 0;
+}
 
 static inline void prcmu_ac_sleep_req(void) {}
 
diff --git a/include/linux/mfd/dbx500-prcmu.h b/include/linux/mfd/dbx500-prcmu.h
index 5a13f93d8f1c..5b90e94399e1 100644
--- a/include/linux/mfd/dbx500-prcmu.h
+++ b/include/linux/mfd/dbx500-prcmu.h
@@ -345,7 +345,7 @@ static inline u16 prcmu_get_reset_code(void)
         return db8500_prcmu_get_reset_code();
 }
 
-void prcmu_ac_wake_req(void);
+int prcmu_ac_wake_req(void);
 void prcmu_ac_sleep_req(void);
 static inline void prcmu_modem_reset(void)
 {
@@ -533,7 +533,10 @@ static inline u16 prcmu_get_reset_code(void)
         return 0;
 }
 
-static inline void prcmu_ac_wake_req(void) {}
+static inline int prcmu_ac_wake_req(void)
+{
+        return 0;
+}
 
 static inline void prcmu_ac_sleep_req(void) {}
 
diff --git a/include/linux/mfd/max77686-private.h b/include/linux/mfd/max77686-private.h
new file mode 100644
index 000000000000..d327d4971e4f
--- /dev/null
+++ b/include/linux/mfd/max77686-private.h
@@ -0,0 +1,246 @@
+/*
+ * max77686.h - Voltage regulator driver for the Maxim 77686
+ *
+ *  Copyright (C) 2012 Samsung Electrnoics
+ *  Chiwoong Byun <woong.byun@samsung.com>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
+ */
+
+#ifndef __LINUX_MFD_MAX77686_PRIV_H
+#define __LINUX_MFD_MAX77686_PRIV_H
+
+#include <linux/i2c.h>
+#include <linux/regmap.h>
+#include <linux/module.h>
+
+#define MAX77686_REG_INVALID            (0xff)
+
+enum max77686_pmic_reg {
+        MAX77686_REG_DEVICE_ID          = 0x00,
+        MAX77686_REG_INTSRC             = 0x01,
+        MAX77686_REG_INT1               = 0x02,
+        MAX77686_REG_INT2               = 0x03,
+
+        MAX77686_REG_INT1MSK            = 0x04,
+        MAX77686_REG_INT2MSK            = 0x05,
+
+        MAX77686_REG_STATUS1            = 0x06,
+        MAX77686_REG_STATUS2            = 0x07,
+
+        MAX77686_REG_PWRON              = 0x08,
+        MAX77686_REG_ONOFF_DELAY        = 0x09,
+        MAX77686_REG_MRSTB              = 0x0A,
+        /* Reserved: 0x0B-0x0F */
+
+        MAX77686_REG_BUCK1CTRL          = 0x10,
+        MAX77686_REG_BUCK1OUT           = 0x11,
+        MAX77686_REG_BUCK2CTRL1         = 0x12,
+        MAX77686_REG_BUCK234FREQ        = 0x13,
+        MAX77686_REG_BUCK2DVS1          = 0x14,
+        MAX77686_REG_BUCK2DVS2          = 0x15,
+        MAX77686_REG_BUCK2DVS3          = 0x16,
+        MAX77686_REG_BUCK2DVS4          = 0x17,
+        MAX77686_REG_BUCK2DVS5          = 0x18,
+        MAX77686_REG_BUCK2DVS6          = 0x19,
+        MAX77686_REG_BUCK2DVS7          = 0x1A,
+        MAX77686_REG_BUCK2DVS8          = 0x1B,
+        MAX77686_REG_BUCK3CTRL1         = 0x1C,
+        /* Reserved: 0x1D */
+        MAX77686_REG_BUCK3DVS1          = 0x1E,
+        MAX77686_REG_BUCK3DVS2          = 0x1F,
+        MAX77686_REG_BUCK3DVS3          = 0x20,
+        MAX77686_REG_BUCK3DVS4          = 0x21,
+        MAX77686_REG_BUCK3DVS5          = 0x22,
+        MAX77686_REG_BUCK3DVS6          = 0x23,
+        MAX77686_REG_BUCK3DVS7          = 0x24,
+        MAX77686_REG_BUCK3DVS8          = 0x25,
+        MAX77686_REG_BUCK4CTRL1         = 0x26,
+        /* Reserved: 0x27 */
+        MAX77686_REG_BUCK4DVS1          = 0x28,
+        MAX77686_REG_BUCK4DVS2          = 0x29,
+        MAX77686_REG_BUCK4DVS3          = 0x2A,
+        MAX77686_REG_BUCK4DVS4          = 0x2B,
+        MAX77686_REG_BUCK4DVS5          = 0x2C,
+        MAX77686_REG_BUCK4DVS6          = 0x2D,
+        MAX77686_REG_BUCK4DVS7          = 0x2E,
+        MAX77686_REG_BUCK4DVS8          = 0x2F,
+        MAX77686_REG_BUCK5CTRL          = 0x30,
+        MAX77686_REG_BUCK5OUT           = 0x31,
+        MAX77686_REG_BUCK6CTRL          = 0x32,
+        MAX77686_REG_BUCK6OUT           = 0x33,
+        MAX77686_REG_BUCK7CTRL          = 0x34,
+        MAX77686_REG_BUCK7OUT           = 0x35,
+        MAX77686_REG_BUCK8CTRL          = 0x36,
+        MAX77686_REG_BUCK8OUT           = 0x37,
+        MAX77686_REG_BUCK9CTRL          = 0x38,
+        MAX77686_REG_BUCK9OUT           = 0x39,
+        /* Reserved: 0x3A-0x3F */
+
+        MAX77686_REG_LDO1CTRL1          = 0x40,
+        MAX77686_REG_LDO2CTRL1          = 0x41,
+        MAX77686_REG_LDO3CTRL1          = 0x42,
+        MAX77686_REG_LDO4CTRL1          = 0x43,
+        MAX77686_REG_LDO5CTRL1          = 0x44,
+        MAX77686_REG_LDO6CTRL1          = 0x45,
+        MAX77686_REG_LDO7CTRL1          = 0x46,
+        MAX77686_REG_LDO8CTRL1          = 0x47,
+        MAX77686_REG_LDO9CTRL1          = 0x48,
+        MAX77686_REG_LDO10CTRL1         = 0x49,
+        MAX77686_REG_LDO11CTRL1         = 0x4A,
+        MAX77686_REG_LDO12CTRL1         = 0x4B,
+        MAX77686_REG_LDO13CTRL1         = 0x4C,
+        MAX77686_REG_LDO14CTRL1         = 0x4D,
+        MAX77686_REG_LDO15CTRL1         = 0x4E,
+        MAX77686_REG_LDO16CTRL1         = 0x4F,
+        MAX77686_REG_LDO17CTRL1         = 0x50,
+        MAX77686_REG_LDO18CTRL1         = 0x51,
+        MAX77686_REG_LDO19CTRL1         = 0x52,
+        MAX77686_REG_LDO20CTRL1         = 0x53,
+        MAX77686_REG_LDO21CTRL1         = 0x54,
+        MAX77686_REG_LDO22CTRL1         = 0x55,
+        MAX77686_REG_LDO23CTRL1         = 0x56,
+        MAX77686_REG_LDO24CTRL1         = 0x57,
+        MAX77686_REG_LDO25CTRL1         = 0x58,
+        MAX77686_REG_LDO26CTRL1         = 0x59,
+        /* Reserved: 0x5A-0x5F */
+        MAX77686_REG_LDO1CTRL2          = 0x60,
+        MAX77686_REG_LDO2CTRL2          = 0x61,
+        MAX77686_REG_LDO3CTRL2          = 0x62,
+        MAX77686_REG_LDO4CTRL2          = 0x63,
+        MAX77686_REG_LDO5CTRL2          = 0x64,
+        MAX77686_REG_LDO6CTRL2          = 0x65,
+        MAX77686_REG_LDO7CTRL2          = 0x66,
+        MAX77686_REG_LDO8CTRL2          = 0x67,
+        MAX77686_REG_LDO9CTRL2          = 0x68,
+        MAX77686_REG_LDO10CTRL2         = 0x69,
+        MAX77686_REG_LDO11CTRL2         = 0x6A,
+        MAX77686_REG_LDO12CTRL2         = 0x6B,
+        MAX77686_REG_LDO13CTRL2         = 0x6C,
+        MAX77686_REG_LDO14CTRL2         = 0x6D,
+        MAX77686_REG_LDO15CTRL2         = 0x6E,
+        MAX77686_REG_LDO16CTRL2         = 0x6F,
+        MAX77686_REG_LDO17CTRL2         = 0x70,
+        MAX77686_REG_LDO18CTRL2         = 0x71,
+        MAX77686_REG_LDO19CTRL2         = 0x72,
+        MAX77686_REG_LDO20CTRL2         = 0x73,
+        MAX77686_REG_LDO21CTRL2         = 0x74,
+        MAX77686_REG_LDO22CTRL2         = 0x75,
+        MAX77686_REG_LDO23CTRL2         = 0x76,
+        MAX77686_REG_LDO24CTRL2         = 0x77,
+        MAX77686_REG_LDO25CTRL2         = 0x78,
+        MAX77686_REG_LDO26CTRL2         = 0x79,
+        /* Reserved: 0x7A-0x7D */
+
+        MAX77686_REG_BBAT_CHG           = 0x7E,
+        MAX77686_REG_32KHZ                      = 0x7F,
+
+        MAX77686_REG_PMIC_END           = 0x80,
+};
+
+enum max77686_rtc_reg {
+        MAX77686_RTC_INT                        = 0x00,
+        MAX77686_RTC_INTM                       = 0x01,
+        MAX77686_RTC_CONTROLM           = 0x02,
+        MAX77686_RTC_CONTROL            = 0x03,
+        MAX77686_RTC_UPDATE0            = 0x04,
+        /* Reserved: 0x5 */
+        MAX77686_WTSR_SMPL_CNTL         = 0x06,
+        MAX77686_RTC_SEC                        = 0x07,
+        MAX77686_RTC_MIN                        = 0x08,
+        MAX77686_RTC_HOUR                       = 0x09,
+        MAX77686_RTC_WEEKDAY            = 0x0A,
+        MAX77686_RTC_MONTH                      = 0x0B,
+        MAX77686_RTC_YEAR                       = 0x0C,
+        MAX77686_RTC_DATE                       = 0x0D,
+        MAX77686_ALARM1_SEC                     = 0x0E,
+        MAX77686_ALARM1_MIN                     = 0x0F,
+        MAX77686_ALARM1_HOUR            = 0x10,
+        MAX77686_ALARM1_WEEKDAY         = 0x11,
+        MAX77686_ALARM1_MONTH           = 0x12,
+        MAX77686_ALARM1_YEAR            = 0x13,
+        MAX77686_ALARM1_DATE            = 0x14,
+        MAX77686_ALARM2_SEC                     = 0x15,
+        MAX77686_ALARM2_MIN                     = 0x16,
+        MAX77686_ALARM2_HOUR            = 0x17,
+        MAX77686_ALARM2_WEEKDAY         = 0x18,
+        MAX77686_ALARM2_MONTH           = 0x19,
+        MAX77686_ALARM2_YEAR            = 0x1A,
+        MAX77686_ALARM2_DATE            = 0x1B,
+};
+
+#define MAX77686_IRQSRC_PMIC    (0)
+#define MAX77686_IRQSRC_RTC             (1 << 0)
+
+enum max77686_irq_source {
+        PMIC_INT1 = 0,
+        PMIC_INT2,
+        RTC_INT,
+
+        MAX77686_IRQ_GROUP_NR,
+};
+
+enum max77686_irq {
+        MAX77686_PMICIRQ_PWRONF,
+        MAX77686_PMICIRQ_PWRONR,
+        MAX77686_PMICIRQ_JIGONBF,
+        MAX77686_PMICIRQ_JIGONBR,
+        MAX77686_PMICIRQ_ACOKBF,
+        MAX77686_PMICIRQ_ACOKBR,
+        MAX77686_PMICIRQ_ONKEY1S,
+        MAX77686_PMICIRQ_MRSTB,
+
+        MAX77686_PMICIRQ_140C,
+        MAX77686_PMICIRQ_120C,
+
+        MAX77686_RTCIRQ_RTC60S,
+        MAX77686_RTCIRQ_RTCA1,
+        MAX77686_RTCIRQ_RTCA2,
+        MAX77686_RTCIRQ_SMPL,
+        MAX77686_RTCIRQ_RTC1S,
+        MAX77686_RTCIRQ_WTSR,
+
+        MAX77686_IRQ_NR,
+};
+
+struct max77686_dev {
+        struct device *dev;
+        struct i2c_client *i2c; /* 0xcc / PMIC, Battery Control, and FLASH */
+        struct i2c_client *rtc; /* slave addr 0x0c */
+
+        int type;
+
+        struct regmap *regmap;          /* regmap for mfd */
+        struct regmap *rtc_regmap;      /* regmap for rtc */
+
+        struct irq_domain *irq_domain;
+
+        int irq;
+        int irq_gpio;
+        bool wakeup;
+        struct mutex irqlock;
+        int irq_masks_cur[MAX77686_IRQ_GROUP_NR];
+        int irq_masks_cache[MAX77686_IRQ_GROUP_NR];
+};
+
+enum max77686_types {
+        TYPE_MAX77686,
+};
+
+extern int max77686_irq_init(struct max77686_dev *max77686);
+extern void max77686_irq_exit(struct max77686_dev *max77686);
+extern int max77686_irq_resume(struct max77686_dev *max77686);
+
+#endif /*  __LINUX_MFD_MAX77686_PRIV_H */
diff --git a/include/linux/mfd/max77686.h b/include/linux/mfd/max77686.h
new file mode 100644
index 000000000000..3d7ae4d7fd36
--- /dev/null
+++ b/include/linux/mfd/max77686.h
@@ -0,0 +1,114 @@
+/*
+ * max77686.h - Driver for the Maxim 77686
+ *
+ *  Copyright (C) 2012 Samsung Electrnoics
+ *  Chiwoong Byun <woong.byun@samsung.com>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
+ *
+ * This driver is based on max8997.h
+ *
+ * MAX77686 has PMIC, RTC devices.
+ * The devices share the same I2C bus and included in
+ * this mfd driver.
+ */
+
+#ifndef __LINUX_MFD_MAX77686_H
+#define __LINUX_MFD_MAX77686_H
+
+#include <linux/regulator/consumer.h>
+
+/* MAX77686 regulator IDs */
+enum max77686_regulators {
+        MAX77686_LDO1 = 0,
+        MAX77686_LDO2,
+        MAX77686_LDO3,
+        MAX77686_LDO4,
+        MAX77686_LDO5,
+        MAX77686_LDO6,
+        MAX77686_LDO7,
+        MAX77686_LDO8,
+        MAX77686_LDO9,
+        MAX77686_LDO10,
+        MAX77686_LDO11,
+        MAX77686_LDO12,
+        MAX77686_LDO13,
+        MAX77686_LDO14,
+        MAX77686_LDO15,
+        MAX77686_LDO16,
+        MAX77686_LDO17,
+        MAX77686_LDO18,
+        MAX77686_LDO19,
+        MAX77686_LDO20,
+        MAX77686_LDO21,
+        MAX77686_LDO22,
+        MAX77686_LDO23,
+        MAX77686_LDO24,
+        MAX77686_LDO25,
+        MAX77686_LDO26,
+        MAX77686_BUCK1,
+        MAX77686_BUCK2,
+        MAX77686_BUCK3,
+        MAX77686_BUCK4,
+        MAX77686_BUCK5,
+        MAX77686_BUCK6,
+        MAX77686_BUCK7,
+        MAX77686_BUCK8,
+        MAX77686_BUCK9,
+
+        MAX77686_REG_MAX,
+};
+
+struct max77686_regulator_data {
+        int id;
+        struct regulator_init_data *initdata;
+};
+
+enum max77686_opmode {
+        MAX77686_OPMODE_NORMAL,
+        MAX77686_OPMODE_LP,
+        MAX77686_OPMODE_STANDBY,
+};
+
+struct max77686_opmode_data {
+        int id;
+        int mode;
+};
+
+struct max77686_platform_data {
+        /* IRQ */
+        int irq_gpio;
+        int ono;
+        int wakeup;
+
+        /* ---- PMIC ---- */
+        struct max77686_regulator_data *regulators;
+        int num_regulators;
+
+        struct max77686_opmode_data *opmode_data;
+
+        /*
+         * GPIO-DVS feature is not enabled with the current version of
+         * MAX77686 driver. Buck2/3/4_voltages[0] is used as the default
+         * voltage at probe. DVS/SELB gpios are set as OUTPUT-LOW.
+         */
+        int buck234_gpio_dvs[3]; /* GPIO of [0]DVS1, [1]DVS2, [2]DVS3 */
+        int buck234_gpio_selb[3]; /* [0]SELB2, [1]SELB3, [2]SELB4 */
+        unsigned int buck2_voltage[8]; /* buckx_voltage in uV */
+        unsigned int buck3_voltage[8];
+        unsigned int buck4_voltage[8];
+};
+
+#endif /* __LINUX_MFD_MAX77686_H */
diff --git a/include/linux/mfd/max77693-private.h b/include/linux/mfd/max77693-private.h
index 68263c5fa53c..1eeae5c07915 100644
--- a/include/linux/mfd/max77693-private.h
+++ b/include/linux/mfd/max77693-private.h
@@ -190,7 +190,6 @@ struct max77693_dev {
         struct i2c_client *i2c;         /* 0xCC , PMIC, Charger, Flash LED */
         struct i2c_client *muic;        /* 0x4A , MUIC */
         struct i2c_client *haptic;      /* 0x90 , Haptic */
-        struct mutex iolock;
 
         int type;
 
diff --git a/include/linux/mfd/max8997-private.h b/include/linux/mfd/max8997-private.h
index 3f4deb62d6b0..830152cfae33 100644
--- a/include/linux/mfd/max8997-private.h
+++ b/include/linux/mfd/max8997-private.h
@@ -23,6 +23,8 @@
 #define __LINUX_MFD_MAX8997_PRIV_H
 
 #include <linux/i2c.h>
+#include <linux/export.h>
+#include <linux/irqdomain.h>
 
 #define MAX8997_REG_INVALID     (0xff)
 
@@ -325,7 +327,7 @@ struct max8997_dev {
 
         int irq;
         int ono;
-        int irq_base;
+        struct irq_domain *irq_domain;
         struct mutex irqlock;
         int irq_masks_cur[MAX8997_IRQ_GROUP_NR];
         int irq_masks_cache[MAX8997_IRQ_GROUP_NR];
diff --git a/include/linux/mfd/max8997.h b/include/linux/mfd/max8997.h
index b40c08cd30bc..328d8e24b533 100644
--- a/include/linux/mfd/max8997.h
+++ b/include/linux/mfd/max8997.h
@@ -181,7 +181,6 @@ struct max8997_led_platform_data {
 
 struct max8997_platform_data {
         /* IRQ */
-        int irq_base;
         int ono;
         int wakeup;
 
diff --git a/include/linux/mfd/s5m87xx/s5m-core.h b/include/linux/mfd/s5m87xx/s5m-core.h
deleted file mode 100644
index 0b2e0ed309f5..000000000000
--- a/include/linux/mfd/s5m87xx/s5m-core.h
+++ /dev/null
@@ -1,379 +0,0 @@
-/*
- * s5m-core.h
- *
- * Copyright (c) 2011 Samsung Electronics Co., Ltd
- *              http://www.samsung.com
- *
- *  This program is free software; you can redistribute  it and/or modify it
- *  under  the terms of  the GNU General  Public License as published by the
- *  Free Software Foundation;  either version 2 of the  License, or (at your
- *  option) any later version.
- *
- */
-
-#ifndef __LINUX_MFD_S5M_CORE_H
-#define __LINUX_MFD_S5M_CORE_H
-
-#define NUM_IRQ_REGS    4
-
-enum s5m_device_type {
-        S5M8751X,
-        S5M8763X,
-        S5M8767X,
-};
-
-/* S5M8767 registers */
-enum s5m8767_reg {
-        S5M8767_REG_ID,
-        S5M8767_REG_INT1,
-        S5M8767_REG_INT2,
-        S5M8767_REG_INT3,
-        S5M8767_REG_INT1M,
-        S5M8767_REG_INT2M,
-        S5M8767_REG_INT3M,
-        S5M8767_REG_STATUS1,
-        S5M8767_REG_STATUS2,
-        S5M8767_REG_STATUS3,
-        S5M8767_REG_CTRL1,
-        S5M8767_REG_CTRL2,
-        S5M8767_REG_LOWBAT1,
-        S5M8767_REG_LOWBAT2,
-        S5M8767_REG_BUCHG,
-        S5M8767_REG_DVSRAMP,
-        S5M8767_REG_DVSTIMER2 = 0x10,
-        S5M8767_REG_DVSTIMER3,
-        S5M8767_REG_DVSTIMER4,
-        S5M8767_REG_LDO1,
-        S5M8767_REG_LDO2,
-        S5M8767_REG_LDO3,
-        S5M8767_REG_LDO4,
-        S5M8767_REG_LDO5,
-        S5M8767_REG_LDO6,
-        S5M8767_REG_LDO7,
-        S5M8767_REG_LDO8,
-        S5M8767_REG_LDO9,
-        S5M8767_REG_LDO10,
-        S5M8767_REG_LDO11,
-        S5M8767_REG_LDO12,
-        S5M8767_REG_LDO13,
-        S5M8767_REG_LDO14 = 0x20,
-        S5M8767_REG_LDO15,
-        S5M8767_REG_LDO16,
-        S5M8767_REG_LDO17,
-        S5M8767_REG_LDO18,
-        S5M8767_REG_LDO19,
-        S5M8767_REG_LDO20,
-        S5M8767_REG_LDO21,
-        S5M8767_REG_LDO22,
-        S5M8767_REG_LDO23,
-        S5M8767_REG_LDO24,
-        S5M8767_REG_LDO25,
-        S5M8767_REG_LDO26,
-        S5M8767_REG_LDO27,
-        S5M8767_REG_LDO28,
-        S5M8767_REG_UVLO = 0x31,
-        S5M8767_REG_BUCK1CTRL1,
-        S5M8767_REG_BUCK1CTRL2,
-        S5M8767_REG_BUCK2CTRL,
-        S5M8767_REG_BUCK2DVS1,
-        S5M8767_REG_BUCK2DVS2,
-        S5M8767_REG_BUCK2DVS3,
-        S5M8767_REG_BUCK2DVS4,
-        S5M8767_REG_BUCK2DVS5,
-        S5M8767_REG_BUCK2DVS6,
-        S5M8767_REG_BUCK2DVS7,
-        S5M8767_REG_BUCK2DVS8,
-        S5M8767_REG_BUCK3CTRL,
-        S5M8767_REG_BUCK3DVS1,
-        S5M8767_REG_BUCK3DVS2,
-        S5M8767_REG_BUCK3DVS3,
-        S5M8767_REG_BUCK3DVS4,
-        S5M8767_REG_BUCK3DVS5,
-        S5M8767_REG_BUCK3DVS6,
-        S5M8767_REG_BUCK3DVS7,
-        S5M8767_REG_BUCK3DVS8,
-        S5M8767_REG_BUCK4CTRL,
-        S5M8767_REG_BUCK4DVS1,
-        S5M8767_REG_BUCK4DVS2,
-        S5M8767_REG_BUCK4DVS3,
-        S5M8767_REG_BUCK4DVS4,
-        S5M8767_REG_BUCK4DVS5,
-        S5M8767_REG_BUCK4DVS6,
-        S5M8767_REG_BUCK4DVS7,
-        S5M8767_REG_BUCK4DVS8,
-        S5M8767_REG_BUCK5CTRL1,
-        S5M8767_REG_BUCK5CTRL2,
-        S5M8767_REG_BUCK5CTRL3,
-        S5M8767_REG_BUCK5CTRL4,
-        S5M8767_REG_BUCK5CTRL5,
-        S5M8767_REG_BUCK6CTRL1,
-        S5M8767_REG_BUCK6CTRL2,
-        S5M8767_REG_BUCK7CTRL1,
-        S5M8767_REG_BUCK7CTRL2,
-        S5M8767_REG_BUCK8CTRL1,
-        S5M8767_REG_BUCK8CTRL2,
-        S5M8767_REG_BUCK9CTRL1,
-        S5M8767_REG_BUCK9CTRL2,
-        S5M8767_REG_LDO1CTRL,
-        S5M8767_REG_LDO2_1CTRL,
-        S5M8767_REG_LDO2_2CTRL,
-        S5M8767_REG_LDO2_3CTRL,
-        S5M8767_REG_LDO2_4CTRL,
-        S5M8767_REG_LDO3CTRL,
-        S5M8767_REG_LDO4CTRL,
-        S5M8767_REG_LDO5CTRL,
-        S5M8767_REG_LDO6CTRL,
-        S5M8767_REG_LDO7CTRL,
-        S5M8767_REG_LDO8CTRL,
-        S5M8767_REG_LDO9CTRL,
-        S5M8767_REG_LDO10CTRL,
-        S5M8767_REG_LDO11CTRL,
-        S5M8767_REG_LDO12CTRL,
-        S5M8767_REG_LDO13CTRL,
-        S5M8767_REG_LDO14CTRL,
-        S5M8767_REG_LDO15CTRL,
-        S5M8767_REG_LDO16CTRL,
-        S5M8767_REG_LDO17CTRL,
-        S5M8767_REG_LDO18CTRL,
-        S5M8767_REG_LDO19CTRL,
-        S5M8767_REG_LDO20CTRL,
-        S5M8767_REG_LDO21CTRL,
-        S5M8767_REG_LDO22CTRL,
-        S5M8767_REG_LDO23CTRL,
-        S5M8767_REG_LDO24CTRL,
-        S5M8767_REG_LDO25CTRL,
-        S5M8767_REG_LDO26CTRL,
-        S5M8767_REG_LDO27CTRL,
-        S5M8767_REG_LDO28CTRL,
-};
-
-/* S5M8763 registers */
-enum s5m8763_reg {
-        S5M8763_REG_IRQ1,
-        S5M8763_REG_IRQ2,
-        S5M8763_REG_IRQ3,
-        S5M8763_REG_IRQ4,
-        S5M8763_REG_IRQM1,
-        S5M8763_REG_IRQM2,
-        S5M8763_REG_IRQM3,
-        S5M8763_REG_IRQM4,
-        S5M8763_REG_STATUS1,
-        S5M8763_REG_STATUS2,
-        S5M8763_REG_STATUSM1,
-        S5M8763_REG_STATUSM2,
-        S5M8763_REG_CHGR1,
-        S5M8763_REG_CHGR2,
-        S5M8763_REG_LDO_ACTIVE_DISCHARGE1,
-        S5M8763_REG_LDO_ACTIVE_DISCHARGE2,
-        S5M8763_REG_BUCK_ACTIVE_DISCHARGE3,
-        S5M8763_REG_ONOFF1,
-        S5M8763_REG_ONOFF2,
-        S5M8763_REG_ONOFF3,
-        S5M8763_REG_ONOFF4,
-        S5M8763_REG_BUCK1_VOLTAGE1,
-        S5M8763_REG_BUCK1_VOLTAGE2,
-        S5M8763_REG_BUCK1_VOLTAGE3,
-        S5M8763_REG_BUCK1_VOLTAGE4,
-        S5M8763_REG_BUCK2_VOLTAGE1,
-        S5M8763_REG_BUCK2_VOLTAGE2,
-        S5M8763_REG_BUCK3,
-        S5M8763_REG_BUCK4,
-        S5M8763_REG_LDO1_LDO2,
-        S5M8763_REG_LDO3,
-        S5M8763_REG_LDO4,
-        S5M8763_REG_LDO5,
-        S5M8763_REG_LDO6,
-        S5M8763_REG_LDO7,
-        S5M8763_REG_LDO7_LDO8,
-        S5M8763_REG_LDO9_LDO10,
-        S5M8763_REG_LDO11,
-        S5M8763_REG_LDO12,
-        S5M8763_REG_LDO13,
-        S5M8763_REG_LDO14,
-        S5M8763_REG_LDO15,
-        S5M8763_REG_LDO16,
-        S5M8763_REG_BKCHR,
-        S5M8763_REG_LBCNFG1,
-        S5M8763_REG_LBCNFG2,
-};
-
-enum s5m8767_irq {
-        S5M8767_IRQ_PWRR,
-        S5M8767_IRQ_PWRF,
-        S5M8767_IRQ_PWR1S,
-        S5M8767_IRQ_JIGR,
-        S5M8767_IRQ_JIGF,
-        S5M8767_IRQ_LOWBAT2,
-        S5M8767_IRQ_LOWBAT1,
-
-        S5M8767_IRQ_MRB,
-        S5M8767_IRQ_DVSOK2,
-        S5M8767_IRQ_DVSOK3,
-        S5M8767_IRQ_DVSOK4,
-
-        S5M8767_IRQ_RTC60S,
-        S5M8767_IRQ_RTCA1,
-        S5M8767_IRQ_RTCA2,
-        S5M8767_IRQ_SMPL,
-        S5M8767_IRQ_RTC1S,
-        S5M8767_IRQ_WTSR,
-
-        S5M8767_IRQ_NR,
-};
-
-#define S5M8767_IRQ_PWRR_MASK           (1 << 0)
-#define S5M8767_IRQ_PWRF_MASK           (1 << 1)
-#define S5M8767_IRQ_PWR1S_MASK          (1 << 3)
-#define S5M8767_IRQ_JIGR_MASK           (1 << 4)
-#define S5M8767_IRQ_JIGF_MASK           (1 << 5)
-#define S5M8767_IRQ_LOWBAT2_MASK        (1 << 6)
-#define S5M8767_IRQ_LOWBAT1_MASK        (1 << 7)
-
-#define S5M8767_IRQ_MRB_MASK            (1 << 2)
-#define S5M8767_IRQ_DVSOK2_MASK         (1 << 3)
-#define S5M8767_IRQ_DVSOK3_MASK         (1 << 4)
-#define S5M8767_IRQ_DVSOK4_MASK         (1 << 5)
-
-#define S5M8767_IRQ_RTC60S_MASK         (1 << 0)
-#define S5M8767_IRQ_RTCA1_MASK          (1 << 1)
-#define S5M8767_IRQ_RTCA2_MASK          (1 << 2)
-#define S5M8767_IRQ_SMPL_MASK           (1 << 3)
-#define S5M8767_IRQ_RTC1S_MASK          (1 << 4)
-#define S5M8767_IRQ_WTSR_MASK           (1 << 5)
-
-enum s5m8763_irq {
-        S5M8763_IRQ_DCINF,
-        S5M8763_IRQ_DCINR,
-        S5M8763_IRQ_JIGF,
-        S5M8763_IRQ_JIGR,
-        S5M8763_IRQ_PWRONF,
-        S5M8763_IRQ_PWRONR,
-
-        S5M8763_IRQ_WTSREVNT,
-        S5M8763_IRQ_SMPLEVNT,
-        S5M8763_IRQ_ALARM1,
-        S5M8763_IRQ_ALARM0,
-
-        S5M8763_IRQ_ONKEY1S,
-        S5M8763_IRQ_TOPOFFR,
-        S5M8763_IRQ_DCINOVPR,
-        S5M8763_IRQ_CHGRSTF,
-        S5M8763_IRQ_DONER,
-        S5M8763_IRQ_CHGFAULT,
-
-        S5M8763_IRQ_LOBAT1,
-        S5M8763_IRQ_LOBAT2,
-
-        S5M8763_IRQ_NR,
-};
-
-#define S5M8763_IRQ_DCINF_MASK          (1 << 2)
-#define S5M8763_IRQ_DCINR_MASK          (1 << 3)
-#define S5M8763_IRQ_JIGF_MASK           (1 << 4)
-#define S5M8763_IRQ_JIGR_MASK           (1 << 5)
-#define S5M8763_IRQ_PWRONF_MASK         (1 << 6)
-#define S5M8763_IRQ_PWRONR_MASK         (1 << 7)
-
-#define S5M8763_IRQ_WTSREVNT_MASK       (1 << 0)
-#define S5M8763_IRQ_SMPLEVNT_MASK       (1 << 1)
-#define S5M8763_IRQ_ALARM1_MASK         (1 << 2)
-#define S5M8763_IRQ_ALARM0_MASK         (1 << 3)
-
-#define S5M8763_IRQ_ONKEY1S_MASK        (1 << 0)
-#define S5M8763_IRQ_TOPOFFR_MASK        (1 << 2)
-#define S5M8763_IRQ_DCINOVPR_MASK       (1 << 3)
-#define S5M8763_IRQ_CHGRSTF_MASK        (1 << 4)
-#define S5M8763_IRQ_DONER_MASK          (1 << 5)
-#define S5M8763_IRQ_CHGFAULT_MASK       (1 << 7)
-
-#define S5M8763_IRQ_LOBAT1_MASK         (1 << 0)
-#define S5M8763_IRQ_LOBAT2_MASK         (1 << 1)
-
-#define S5M8763_ENRAMP                  (1 << 4)
-
-/**
- * struct s5m87xx_dev - s5m87xx master device for sub-drivers
- * @dev: master device of the chip (can be used to access platform data)
- * @i2c: i2c client private data for regulator
- * @rtc: i2c client private data for rtc
- * @iolock: mutex for serializing io access
- * @irqlock: mutex for buslock
- * @irq_base: base IRQ number for s5m87xx, required for IRQs
- * @irq: generic IRQ number for s5m87xx
- * @ono: power onoff IRQ number for s5m87xx
- * @irq_masks_cur: currently active value
- * @irq_masks_cache: cached hardware value
- * @type: indicate which s5m87xx "variant" is used
- */
-struct s5m87xx_dev {
-        struct device *dev;
-        struct regmap *regmap;
-        struct i2c_client *i2c;
-        struct i2c_client *rtc;
-        struct mutex iolock;
-        struct mutex irqlock;
-
-        int device_type;
-        int irq_base;
-        int irq;
-        int ono;
-        u8 irq_masks_cur[NUM_IRQ_REGS];
-        u8 irq_masks_cache[NUM_IRQ_REGS];
-        int type;
-        bool wakeup;
-};
-
-int s5m_irq_init(struct s5m87xx_dev *s5m87xx);
-void s5m_irq_exit(struct s5m87xx_dev *s5m87xx);
-int s5m_irq_resume(struct s5m87xx_dev *s5m87xx);
-
-extern int s5m_reg_read(struct s5m87xx_dev *s5m87xx, u8 reg, void *dest);
-extern int s5m_bulk_read(struct s5m87xx_dev *s5m87xx, u8 reg, int count, u8 *buf);
-extern int s5m_reg_write(struct s5m87xx_dev *s5m87xx, u8 reg, u8 value);
-extern int s5m_bulk_write(struct s5m87xx_dev *s5m87xx, u8 reg, int count, u8 *buf);
-extern int s5m_reg_update(struct s5m87xx_dev *s5m87xx, u8 reg, u8 val, u8 mask);
-
-struct s5m_platform_data {
-        struct s5m_regulator_data       *regulators;
-        struct s5m_opmode_data          *opmode;
-        int                             device_type;
-        int                             num_regulators;
-
-        int                             irq_base;
-        int                             (*cfg_pmic_irq)(void);
-
-        int                             ono;
-        bool                            wakeup;
-        bool                            buck_voltage_lock;
-
-        int                             buck_gpios[3];
-        int                             buck_ds[3];
-        int                             buck2_voltage[8];
-        bool                            buck2_gpiodvs;
-        int                             buck3_voltage[8];
-        bool                            buck3_gpiodvs;
-        int                             buck4_voltage[8];
-        bool                            buck4_gpiodvs;
-
-        int                             buck_set1;
-        int                             buck_set2;
-        int                             buck_set3;
-        int                             buck2_enable;
-        int                             buck3_enable;
-        int                             buck4_enable;
-        int                             buck_default_idx;
-        int                             buck2_default_idx;
-        int                             buck3_default_idx;
-        int                             buck4_default_idx;
-
-        int                             buck_ramp_delay;
-        bool                            buck2_ramp_enable;
-        bool                            buck3_ramp_enable;
-        bool                            buck4_ramp_enable;
-
-        int                             buck2_init;
-        int                             buck3_init;
-        int                             buck4_init;
-};
-
-#endif /*  __LINUX_MFD_S5M_CORE_H */
diff --git a/include/linux/mfd/s5m87xx/s5m-pmic.h b/include/linux/mfd/s5m87xx/s5m-pmic.h
deleted file mode 100644
index 7c719f20f58a..000000000000
--- a/include/linux/mfd/s5m87xx/s5m-pmic.h
+++ /dev/null
@@ -1,129 +0,0 @@
-/* s5m87xx.h
- *
- * Copyright (c) 2010-2011 Samsung Electronics Co., Ltd.
- *              http://www.samsung.com
- *
- * This program is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License version 2 as
- * published by the Free Software Foundation.
-*/
-
-#ifndef __LINUX_MFD_S5M_PMIC_H
-#define __LINUX_MFD_S5M_PMIC_H
-
-#include <linux/regulator/machine.h>
-
-/* S5M8767 regulator ids */
-enum s5m8767_regulators {
-        S5M8767_LDO1,
-        S5M8767_LDO2,
-        S5M8767_LDO3,
-        S5M8767_LDO4,
-        S5M8767_LDO5,
-        S5M8767_LDO6,
-        S5M8767_LDO7,
-        S5M8767_LDO8,
-        S5M8767_LDO9,
-        S5M8767_LDO10,
-        S5M8767_LDO11,
-        S5M8767_LDO12,
-        S5M8767_LDO13,
-        S5M8767_LDO14,
-        S5M8767_LDO15,
-        S5M8767_LDO16,
-        S5M8767_LDO17,
-        S5M8767_LDO18,
-        S5M8767_LDO19,
-        S5M8767_LDO20,
-        S5M8767_LDO21,
-        S5M8767_LDO22,
-        S5M8767_LDO23,
-        S5M8767_LDO24,
-        S5M8767_LDO25,
-        S5M8767_LDO26,
-        S5M8767_LDO27,
-        S5M8767_LDO28,
-        S5M8767_BUCK1,
-        S5M8767_BUCK2,
-        S5M8767_BUCK3,
-        S5M8767_BUCK4,
-        S5M8767_BUCK5,
-        S5M8767_BUCK6,
-        S5M8767_BUCK7,
-        S5M8767_BUCK8,
-        S5M8767_BUCK9,
-        S5M8767_AP_EN32KHZ,
-        S5M8767_CP_EN32KHZ,
-
-        S5M8767_REG_MAX,
-};
-
-#define S5M8767_ENCTRL_SHIFT  6
-
-/* S5M8763 regulator ids */
-enum s5m8763_regulators {
-        S5M8763_LDO1,
-        S5M8763_LDO2,
-        S5M8763_LDO3,
-        S5M8763_LDO4,
-        S5M8763_LDO5,
-        S5M8763_LDO6,
-        S5M8763_LDO7,
-        S5M8763_LDO8,
-        S5M8763_LDO9,
-        S5M8763_LDO10,
-        S5M8763_LDO11,
-        S5M8763_LDO12,
-        S5M8763_LDO13,
-        S5M8763_LDO14,
-        S5M8763_LDO15,
-        S5M8763_LDO16,
-        S5M8763_BUCK1,
-        S5M8763_BUCK2,
-        S5M8763_BUCK3,
-        S5M8763_BUCK4,
-        S5M8763_AP_EN32KHZ,
-        S5M8763_CP_EN32KHZ,
-        S5M8763_ENCHGVI,
-        S5M8763_ESAFEUSB1,
-        S5M8763_ESAFEUSB2,
-};
-
-/**
- * s5m87xx_regulator_data - regulator data
- * @id: regulator id
- * @initdata: regulator init data (contraints, supplies, ...)
- */
-struct s5m_regulator_data {
-        int                             id;
-        struct regulator_init_data      *initdata;
-};
-
-/*
- * s5m_opmode_data - regulator operation mode data
- * @id: regulator id
- * @mode: regulator operation mode
- */
-struct s5m_opmode_data {
-        int id;
-        int mode;
-};
-
-/*
- * s5m regulator operation mode
- * S5M_OPMODE_OFF       Regulator always OFF
- * S5M_OPMODE_ON        Regulator always ON
- * S5M_OPMODE_LOWPOWER  Regulator is on in low-power mode
- * S5M_OPMODE_SUSPEND   Regulator is changed by PWREN pin
- *                      If PWREN is high, regulator is on
- *                      If PWREN is low, regulator is off
- */
-
-enum s5m_opmode {
-        S5M_OPMODE_OFF,
-        S5M_OPMODE_ON,
-        S5M_OPMODE_LOWPOWER,
-        S5M_OPMODE_SUSPEND,
-};
-
-#endif /*  __LINUX_MFD_S5M_PMIC_H */
diff --git a/include/linux/mfd/samsung/core.h b/include/linux/mfd/samsung/core.h
new file mode 100644
index 000000000000..b50c38f8bc48
--- /dev/null
+++ b/include/linux/mfd/samsung/core.h
@@ -0,0 +1,159 @@
+/*
+ * core.h
+ *
+ * copyright (c) 2011 Samsung Electronics Co., Ltd
+ *              http://www.samsung.com
+ *
+ *  This program is free software; you can redistribute  it and/or modify it
+ *  under  the terms of  the GNU General  Public License as published by the
+ *  Free Software Foundation;  either version 2 of the  License, or (at your
+ *  option) any later version.
+ *
+ */
+
+#ifndef __LINUX_MFD_SEC_CORE_H
+#define __LINUX_MFD_SEC_CORE_H
+
+#define NUM_IRQ_REGS    4
+
+enum sec_device_type {
+        S5M8751X,
+        S5M8763X,
+        S5M8767X,
+        S2MPS11X,
+};
+
+/**
+ * struct sec_pmic_dev - s5m87xx master device for sub-drivers
+ * @dev: master device of the chip (can be used to access platform data)
+ * @i2c: i2c client private data for regulator
+ * @rtc: i2c client private data for rtc
+ * @iolock: mutex for serializing io access
+ * @irqlock: mutex for buslock
+ * @irq_base: base IRQ number for sec-pmic, required for IRQs
+ * @irq: generic IRQ number for s5m87xx
+ * @ono: power onoff IRQ number for s5m87xx
+ * @irq_masks_cur: currently active value
+ * @irq_masks_cache: cached hardware value
+ * @type: indicate which s5m87xx "variant" is used
+ */
+struct sec_pmic_dev {
+        struct device *dev;
+        struct regmap *regmap;
+        struct i2c_client *i2c;
+        struct i2c_client *rtc;
+        struct mutex iolock;
+        struct mutex irqlock;
+
+        int device_type;
+        int irq_base;
+        int irq;
+        struct regmap_irq_chip_data *irq_data;
+
+        int ono;
+        u8 irq_masks_cur[NUM_IRQ_REGS];
+        u8 irq_masks_cache[NUM_IRQ_REGS];
+        int type;
+        bool wakeup;
+};
+
+int sec_irq_init(struct sec_pmic_dev *sec_pmic);
+void sec_irq_exit(struct sec_pmic_dev *sec_pmic);
+int sec_irq_resume(struct sec_pmic_dev *sec_pmic);
+
+extern int sec_reg_read(struct sec_pmic_dev *sec_pmic, u8 reg, void *dest);
+extern int sec_bulk_read(struct sec_pmic_dev *sec_pmic, u8 reg, int count, u8 *buf);
+extern int sec_reg_write(struct sec_pmic_dev *sec_pmic, u8 reg, u8 value);
+extern int sec_bulk_write(struct sec_pmic_dev *sec_pmic, u8 reg, int count, u8 *buf);
+extern int sec_reg_update(struct sec_pmic_dev *sec_pmic, u8 reg, u8 val, u8 mask);
+
+struct sec_platform_data {
+        struct sec_regulator_data       *regulators;
+        struct sec_opmode_data          *opmode;
+        int                             device_type;
+        int                             num_regulators;
+
+        int                             irq_base;
+        int                             (*cfg_pmic_irq)(void);
+
+        int                             ono;
+        bool                            wakeup;
+        bool                            buck_voltage_lock;
+
+        int                             buck_gpios[3];
+        int                             buck_ds[3];
+        int                             buck2_voltage[8];
+        bool                            buck2_gpiodvs;
+        int                             buck3_voltage[8];
+        bool                            buck3_gpiodvs;
+        int                             buck4_voltage[8];
+        bool                            buck4_gpiodvs;
+
+        int                             buck_set1;
+        int                             buck_set2;
+        int                             buck_set3;
+        int                             buck2_enable;
+        int                             buck3_enable;
+        int                             buck4_enable;
+        int                             buck_default_idx;
+        int                             buck2_default_idx;
+        int                             buck3_default_idx;
+        int                             buck4_default_idx;
+
+        int                             buck_ramp_delay;
+
+        int                             buck2_ramp_delay;
+        int                             buck34_ramp_delay;
+        int                             buck5_ramp_delay;
+        int                             buck16_ramp_delay;
+        int                             buck7810_ramp_delay;
+        int                             buck9_ramp_delay;
+
+        bool                            buck2_ramp_enable;
+        bool                            buck3_ramp_enable;
+        bool                            buck4_ramp_enable;
+        bool                            buck6_ramp_enable;
+
+        int                             buck2_init;
+        int                             buck3_init;
+        int                             buck4_init;
+};
+
+/**
+ * sec_regulator_data - regulator data
+ * @id: regulator id
+ * @initdata: regulator init data (contraints, supplies, ...)
+ */
+struct sec_regulator_data {
+        int                             id;
+        struct regulator_init_data      *initdata;
+};
+
+/*
+ * sec_opmode_data - regulator operation mode data
+ * @id: regulator id
+ * @mode: regulator operation mode
+ */
+struct sec_opmode_data {
+        int id;
+        int mode;
+};
+
+/*
+ * samsung regulator operation mode
+ * SEC_OPMODE_OFF       Regulator always OFF
+ * SEC_OPMODE_ON        Regulator always ON
+ * SEC_OPMODE_LOWPOWER  Regulator is on in low-power mode
+ * SEC_OPMODE_SUSPEND   Regulator is changed by PWREN pin
+ *                      If PWREN is high, regulator is on
+ *                      If PWREN is low, regulator is off
+ */
+
+enum sec_opmode {
+        SEC_OPMODE_OFF,
+        SEC_OPMODE_ON,
+        SEC_OPMODE_LOWPOWER,
+        SEC_OPMODE_SUSPEND,
+};
+
+#endif /*  __LINUX_MFD_SEC_CORE_H */
diff --git a/include/linux/mfd/samsung/irq.h b/include/linux/mfd/samsung/irq.h
new file mode 100644
index 000000000000..d43b4f9e7fb2
--- /dev/null
+++ b/include/linux/mfd/samsung/irq.h
@@ -0,0 +1,152 @@
+/* irq.h
+ *
+ * Copyright (c) 2012 Samsung Electronics Co., Ltd
+ *              http://www.samsung.com
+ *
+ *  This program is free software; you can redistribute  it and/or modify it
+ *  under  the terms of  the GNU General  Public License as published by the
+ *  Free Software Foundation;  either version 2 of the  License, or (at your
+ *  option) any later version.
+ *
+ */
+
+#ifndef __LINUX_MFD_SEC_IRQ_H
+#define __LINUX_MFD_SEC_IRQ_H
+
+enum s2mps11_irq {
+        S2MPS11_IRQ_PWRONF,
+        S2MPS11_IRQ_PWRONR,
+        S2MPS11_IRQ_JIGONBF,
+        S2MPS11_IRQ_JIGONBR,
+        S2MPS11_IRQ_ACOKBF,
+        S2MPS11_IRQ_ACOKBR,
+        S2MPS11_IRQ_PWRON1S,
+        S2MPS11_IRQ_MRB,
+
+        S2MPS11_IRQ_RTC60S,
+        S2MPS11_IRQ_RTCA1,
+        S2MPS11_IRQ_RTCA2,
+        S2MPS11_IRQ_SMPL,
+        S2MPS11_IRQ_RTC1S,
+        S2MPS11_IRQ_WTSR,
+
+        S2MPS11_IRQ_INT120C,
+        S2MPS11_IRQ_INT140C,
+
+        S2MPS11_IRQ_NR,
+};
+
+#define S2MPS11_IRQ_PWRONF_MASK         (1 << 0)
+#define S2MPS11_IRQ_PWRONR_MASK         (1 << 1)
+#define S2MPS11_IRQ_JIGONBF_MASK        (1 << 2)
+#define S2MPS11_IRQ_JIGONBR_MASK        (1 << 3)
+#define S2MPS11_IRQ_ACOKBF_MASK         (1 << 4)
+#define S2MPS11_IRQ_ACOKBR_MASK         (1 << 5)
+#define S2MPS11_IRQ_PWRON1S_MASK        (1 << 6)
+#define S2MPS11_IRQ_MRB_MASK            (1 << 7)
+
+#define S2MPS11_IRQ_RTC60S_MASK         (1 << 0)
+#define S2MPS11_IRQ_RTCA1_MASK          (1 << 1)
+#define S2MPS11_IRQ_RTCA2_MASK          (1 << 2)
+#define S2MPS11_IRQ_SMPL_MASK           (1 << 3)
+#define S2MPS11_IRQ_RTC1S_MASK          (1 << 4)
+#define S2MPS11_IRQ_WTSR_MASK           (1 << 5)
+
+#define S2MPS11_IRQ_INT120C_MASK        (1 << 0)
+#define S2MPS11_IRQ_INT140C_MASK        (1 << 1)
+
+enum s5m8767_irq {
+        S5M8767_IRQ_PWRR,
+        S5M8767_IRQ_PWRF,
+        S5M8767_IRQ_PWR1S,
+        S5M8767_IRQ_JIGR,
+        S5M8767_IRQ_JIGF,
+        S5M8767_IRQ_LOWBAT2,
+        S5M8767_IRQ_LOWBAT1,
+
+        S5M8767_IRQ_MRB,
+        S5M8767_IRQ_DVSOK2,
+        S5M8767_IRQ_DVSOK3,
+        S5M8767_IRQ_DVSOK4,
+
+        S5M8767_IRQ_RTC60S,
+        S5M8767_IRQ_RTCA1,
+        S5M8767_IRQ_RTCA2,
+        S5M8767_IRQ_SMPL,
+        S5M8767_IRQ_RTC1S,
+        S5M8767_IRQ_WTSR,
+
+        S5M8767_IRQ_NR,
+};
+
+#define S5M8767_IRQ_PWRR_MASK           (1 << 0)
+#define S5M8767_IRQ_PWRF_MASK           (1 << 1)
+#define S5M8767_IRQ_PWR1S_MASK          (1 << 3)
+#define S5M8767_IRQ_JIGR_MASK           (1 << 4)
+#define S5M8767_IRQ_JIGF_MASK           (1 << 5)
+#define S5M8767_IRQ_LOWBAT2_MASK        (1 << 6)
+#define S5M8767_IRQ_LOWBAT1_MASK        (1 << 7)
+
+#define S5M8767_IRQ_MRB_MASK            (1 << 2)
+#define S5M8767_IRQ_DVSOK2_MASK         (1 << 3)
+#define S5M8767_IRQ_DVSOK3_MASK         (1 << 4)
+#define S5M8767_IRQ_DVSOK4_MASK         (1 << 5)
+
+#define S5M8767_IRQ_RTC60S_MASK         (1 << 0)
+#define S5M8767_IRQ_RTCA1_MASK          (1 << 1)
+#define S5M8767_IRQ_RTCA2_MASK          (1 << 2)
+#define S5M8767_IRQ_SMPL_MASK           (1 << 3)
+#define S5M8767_IRQ_RTC1S_MASK          (1 << 4)
+#define S5M8767_IRQ_WTSR_MASK           (1 << 5)
+
+enum s5m8763_irq {
+        S5M8763_IRQ_DCINF,
+        S5M8763_IRQ_DCINR,
+        S5M8763_IRQ_JIGF,
+        S5M8763_IRQ_JIGR,
+        S5M8763_IRQ_PWRONF,
+        S5M8763_IRQ_PWRONR,
+
+        S5M8763_IRQ_WTSREVNT,
+        S5M8763_IRQ_SMPLEVNT,
+        S5M8763_IRQ_ALARM1,
+        S5M8763_IRQ_ALARM0,
+
+        S5M8763_IRQ_ONKEY1S,
+        S5M8763_IRQ_TOPOFFR,
+        S5M8763_IRQ_DCINOVPR,
+        S5M8763_IRQ_CHGRSTF,
+        S5M8763_IRQ_DONER,
+        S5M8763_IRQ_CHGFAULT,
+
+        S5M8763_IRQ_LOBAT1,
+        S5M8763_IRQ_LOBAT2,
+
+        S5M8763_IRQ_NR,
+};
+
+#define S5M8763_IRQ_DCINF_MASK          (1 << 2)
+#define S5M8763_IRQ_DCINR_MASK          (1 << 3)
+#define S5M8763_IRQ_JIGF_MASK           (1 << 4)
+#define S5M8763_IRQ_JIGR_MASK           (1 << 5)
+#define S5M8763_IRQ_PWRONF_MASK         (1 << 6)
+#define S5M8763_IRQ_PWRONR_MASK         (1 << 7)
+
+#define S5M8763_IRQ_WTSREVNT_MASK       (1 << 0)
+#define S5M8763_IRQ_SMPLEVNT_MASK       (1 << 1)
+#define S5M8763_IRQ_ALARM1_MASK         (1 << 2)
+#define S5M8763_IRQ_ALARM0_MASK         (1 << 3)
+
+#define S5M8763_IRQ_ONKEY1S_MASK        (1 << 0)
+#define S5M8763_IRQ_TOPOFFR_MASK        (1 << 2)
+#define S5M8763_IRQ_DCINOVPR_MASK       (1 << 3)
+#define S5M8763_IRQ_CHGRSTF_MASK        (1 << 4)
+#define S5M8763_IRQ_DONER_MASK          (1 << 5)
+#define S5M8763_IRQ_CHGFAULT_MASK       (1 << 7)
+
+#define S5M8763_IRQ_LOBAT1_MASK         (1 << 0)
+#define S5M8763_IRQ_LOBAT2_MASK         (1 << 1)
+
+#define S5M8763_ENRAMP                  (1 << 4)
+
+#endif /*  __LINUX_MFD_SEC_IRQ_H */
diff --git a/include/linux/mfd/s5m87xx/s5m-rtc.h b/include/linux/mfd/samsung/rtc.h
index 6ce8da264cec..71597e20cddb 100644
--- a/include/linux/mfd/s5m87xx/s5m-rtc.h
+++ b/include/linux/mfd/samsung/rtc.h
@@ -1,5 +1,4 @@
-/*
- * s5m-rtc.h
+/*  rtc.h
  *
  * Copyright (c) 2011 Samsung Electronics Co., Ltd
  *              http://www.samsung.com
@@ -11,39 +10,39 @@
  *
  */
 
-#ifndef __LINUX_MFD_S5M_RTC_H
-#define __LINUX_MFD_S5M_RTC_H
+#ifndef __LINUX_MFD_SEC_RTC_H
+#define __LINUX_MFD_SEC_RTC_H
 
-enum s5m87xx_rtc_reg {
-        S5M87XX_RTC_SEC,
-        S5M87XX_RTC_MIN,
-        S5M87XX_RTC_HOUR,
-        S5M87XX_RTC_WEEKDAY,
-        S5M87XX_RTC_DATE,
-        S5M87XX_RTC_MONTH,
-        S5M87XX_RTC_YEAR1,
-        S5M87XX_RTC_YEAR2,
-        S5M87XX_ALARM0_SEC,
-        S5M87XX_ALARM0_MIN,
-        S5M87XX_ALARM0_HOUR,
-        S5M87XX_ALARM0_WEEKDAY,
-        S5M87XX_ALARM0_DATE,
-        S5M87XX_ALARM0_MONTH,
-        S5M87XX_ALARM0_YEAR1,
-        S5M87XX_ALARM0_YEAR2,
-        S5M87XX_ALARM1_SEC,
-        S5M87XX_ALARM1_MIN,
-        S5M87XX_ALARM1_HOUR,
-        S5M87XX_ALARM1_WEEKDAY,
-        S5M87XX_ALARM1_DATE,
-        S5M87XX_ALARM1_MONTH,
-        S5M87XX_ALARM1_YEAR1,
-        S5M87XX_ALARM1_YEAR2,
-        S5M87XX_ALARM0_CONF,
-        S5M87XX_ALARM1_CONF,
-        S5M87XX_RTC_STATUS,
-        S5M87XX_WTSR_SMPL_CNTL,
-        S5M87XX_RTC_UDR_CON,
+enum sec_rtc_reg {
+        SEC_RTC_SEC,
+        SEC_RTC_MIN,
+        SEC_RTC_HOUR,
+        SEC_RTC_WEEKDAY,
+        SEC_RTC_DATE,
+        SEC_RTC_MONTH,
+        SEC_RTC_YEAR1,
+        SEC_RTC_YEAR2,
+        SEC_ALARM0_SEC,
+        SEC_ALARM0_MIN,
+        SEC_ALARM0_HOUR,
+        SEC_ALARM0_WEEKDAY,
+        SEC_ALARM0_DATE,
+        SEC_ALARM0_MONTH,
+        SEC_ALARM0_YEAR1,
+        SEC_ALARM0_YEAR2,
+        SEC_ALARM1_SEC,
+        SEC_ALARM1_MIN,
+        SEC_ALARM1_HOUR,
+        SEC_ALARM1_WEEKDAY,
+        SEC_ALARM1_DATE,
+        SEC_ALARM1_MONTH,
+        SEC_ALARM1_YEAR1,
+        SEC_ALARM1_YEAR2,
+        SEC_ALARM0_CONF,
+        SEC_ALARM1_CONF,
+        SEC_RTC_STATUS,
+        SEC_WTSR_SMPL_CNTL,
+        SEC_RTC_UDR_CON,
 };
 
 #define RTC_I2C_ADDR            (0x0C >> 1)
@@ -81,4 +80,4 @@ enum {
         RTC_YEAR2,
 };
 
-#endif /*  __LINUX_MFD_S5M_RTC_H */
+#endif /*  __LINUX_MFD_SEC_RTC_H */
diff --git a/include/linux/mfd/samsung/s2mps11.h b/include/linux/mfd/samsung/s2mps11.h
new file mode 100644
index 000000000000..ad2252f239d7
--- /dev/null
+++ b/include/linux/mfd/samsung/s2mps11.h
@@ -0,0 +1,196 @@
+/*
+ * s2mps11.h
+ *
+ * Copyright (c) 2012 Samsung Electronics Co., Ltd
+ *              http://www.samsung.com
+ *
+ *  This program is free software; you can redistribute  it and/or modify it
+ *  under  the terms of  the GNU General  Public License as published by the
+ *  Free Software Foundation;  either version 2 of the  License, or (at your
+ *  option) any later version.
+ *
+ */
+
+#ifndef __LINUX_MFD_S2MPS11_H
+#define __LINUX_MFD_S2MPS11_H
+
+/* S2MPS11 registers */
+enum s2mps11_reg {
+        S2MPS11_REG_ID,
+        S2MPS11_REG_INT1,
+        S2MPS11_REG_INT2,
+        S2MPS11_REG_INT3,
+        S2MPS11_REG_INT1M,
+        S2MPS11_REG_INT2M,
+        S2MPS11_REG_INT3M,
+        S2MPS11_REG_ST1,
+        S2MPS11_REG_ST2,
+        S2MPS11_REG_OFFSRC,
+        S2MPS11_REG_PWRONSRC,
+        S2MPS11_REG_RTC_CTRL,
+        S2MPS11_REG_CTRL1,
+        S2MPS11_REG_ETC_TEST,
+        S2MPS11_REG_RSVD3,
+        S2MPS11_REG_BU_CHG,
+        S2MPS11_REG_RAMP,
+        S2MPS11_REG_RAMP_BUCK,
+        S2MPS11_REG_LDO1_8,
+        S2MPS11_REG_LDO9_16,
+        S2MPS11_REG_LDO17_24,
+        S2MPS11_REG_LDO25_32,
+        S2MPS11_REG_LDO33_38,
+        S2MPS11_REG_LDO1_8_1,
+        S2MPS11_REG_LDO9_16_1,
+        S2MPS11_REG_LDO17_24_1,
+        S2MPS11_REG_LDO25_32_1,
+        S2MPS11_REG_LDO33_38_1,
+        S2MPS11_REG_OTP_ADRL,
+        S2MPS11_REG_OTP_ADRH,
+        S2MPS11_REG_OTP_DATA,
+        S2MPS11_REG_MON1SEL,
+        S2MPS11_REG_MON2SEL,
+        S2MPS11_REG_LEE,
+        S2MPS11_REG_RSVD_NO,
+        S2MPS11_REG_UVLO,
+        S2MPS11_REG_LEE_NO,
+        S2MPS11_REG_B1CTRL1,
+        S2MPS11_REG_B1CTRL2,
+        S2MPS11_REG_B2CTRL1,
+        S2MPS11_REG_B2CTRL2,
+        S2MPS11_REG_B3CTRL1,
+        S2MPS11_REG_B3CTRL2,
+        S2MPS11_REG_B4CTRL1,
+        S2MPS11_REG_B4CTRL2,
+        S2MPS11_REG_B5CTRL1,
+        S2MPS11_REG_BUCK5_SW,
+        S2MPS11_REG_B5CTRL2,
+        S2MPS11_REG_B5CTRL3,
+        S2MPS11_REG_B5CTRL4,
+        S2MPS11_REG_B5CTRL5,
+        S2MPS11_REG_B6CTRL1,
+        S2MPS11_REG_B6CTRL2,
+        S2MPS11_REG_B7CTRL1,
+        S2MPS11_REG_B7CTRL2,
+        S2MPS11_REG_B8CTRL1,
+        S2MPS11_REG_B8CTRL2,
+        S2MPS11_REG_B9CTRL1,
+        S2MPS11_REG_B9CTRL2,
+        S2MPS11_REG_B10CTRL1,
+        S2MPS11_REG_B10CTRL2,
+        S2MPS11_REG_L1CTRL,
+        S2MPS11_REG_L2CTRL,
+        S2MPS11_REG_L3CTRL,
+        S2MPS11_REG_L4CTRL,
+        S2MPS11_REG_L5CTRL,
+        S2MPS11_REG_L6CTRL,
+        S2MPS11_REG_L7CTRL,
+        S2MPS11_REG_L8CTRL,
+        S2MPS11_REG_L9CTRL,
+        S2MPS11_REG_L10CTRL,
+        S2MPS11_REG_L11CTRL,
+        S2MPS11_REG_L12CTRL,
+        S2MPS11_REG_L13CTRL,
+        S2MPS11_REG_L14CTRL,
+        S2MPS11_REG_L15CTRL,
+        S2MPS11_REG_L16CTRL,
+        S2MPS11_REG_L17CTRL,
+        S2MPS11_REG_L18CTRL,
+        S2MPS11_REG_L19CTRL,
+        S2MPS11_REG_L20CTRL,
+        S2MPS11_REG_L21CTRL,
+        S2MPS11_REG_L22CTRL,
+        S2MPS11_REG_L23CTRL,
+        S2MPS11_REG_L24CTRL,
+        S2MPS11_REG_L25CTRL,
+        S2MPS11_REG_L26CTRL,
+        S2MPS11_REG_L27CTRL,
+        S2MPS11_REG_L28CTRL,
+        S2MPS11_REG_L29CTRL,
+        S2MPS11_REG_L30CTRL,
+        S2MPS11_REG_L31CTRL,
+        S2MPS11_REG_L32CTRL,
+        S2MPS11_REG_L33CTRL,
+        S2MPS11_REG_L34CTRL,
+        S2MPS11_REG_L35CTRL,
+        S2MPS11_REG_L36CTRL,
+        S2MPS11_REG_L37CTRL,
+        S2MPS11_REG_L38CTRL,
+};
+
+/* S2MPS11 regulator ids */
+enum s2mps11_regulators {
+        S2MPS11_LDO1,
+        S2MPS11_LDO2,
+        S2MPS11_LDO3,
+        S2MPS11_LDO4,
+        S2MPS11_LDO5,
+        S2MPS11_LDO6,
+        S2MPS11_LDO7,
+        S2MPS11_LDO8,
+        S2MPS11_LDO9,
+        S2MPS11_LDO10,
+        S2MPS11_LDO11,
+        S2MPS11_LDO12,
+        S2MPS11_LDO13,
+        S2MPS11_LDO14,
+        S2MPS11_LDO15,
+        S2MPS11_LDO16,
+        S2MPS11_LDO17,
+        S2MPS11_LDO18,
+        S2MPS11_LDO19,
+        S2MPS11_LDO20,
+        S2MPS11_LDO21,
+        S2MPS11_LDO22,
+        S2MPS11_LDO23,
+        S2MPS11_LDO24,
+        S2MPS11_LDO25,
+        S2MPS11_LDO26,
+        S2MPS11_LDO27,
+        S2MPS11_LDO28,
+        S2MPS11_LDO29,
+        S2MPS11_LDO30,
+        S2MPS11_LDO31,
+        S2MPS11_LDO32,
+        S2MPS11_LDO33,
+        S2MPS11_LDO34,
+        S2MPS11_LDO35,
+        S2MPS11_LDO36,
+        S2MPS11_LDO37,
+        S2MPS11_LDO38,
+        S2MPS11_BUCK1,
+        S2MPS11_BUCK2,
+        S2MPS11_BUCK3,
+        S2MPS11_BUCK4,
+        S2MPS11_BUCK5,
+        S2MPS11_BUCK6,
+        S2MPS11_BUCK7,
+        S2MPS11_BUCK8,
+        S2MPS11_BUCK9,
+        S2MPS11_BUCK10,
+        S2MPS11_AP_EN32KHZ,
+        S2MPS11_CP_EN32KHZ,
+        S2MPS11_BT_EN32KHZ,
+
+        S2MPS11_REG_MAX,
+};
+
+#define S2MPS11_BUCK_MIN1       600000
+#define S2MPS11_BUCK_MIN2       750000
+#define S2MPS11_BUCK_MIN3       3000000
+#define S2MPS11_LDO_MIN 800000
+#define S2MPS11_BUCK_STEP1      6250
+#define S2MPS11_BUCK_STEP2      12500
+#define S2MPS11_BUCK_STEP3      25000
+#define S2MPS11_LDO_STEP1       50000
+#define S2MPS11_LDO_STEP2       25000
+#define S2MPS11_LDO_VSEL_MASK   0x3F
+#define S2MPS11_BUCK_VSEL_MASK  0xFF
+#define S2MPS11_ENABLE_MASK     (0x03 << S2MPS11_ENABLE_SHIFT)
+#define S2MPS11_ENABLE_SHIFT    0x06
+#define S2MPS11_LDO_N_VOLTAGES  (S2MPS11_LDO_VSEL_MASK + 1)
+#define S2MPS11_BUCK_N_VOLTAGES (S2MPS11_BUCK_VSEL_MASK + 1)
+
+#define S2MPS11_PMIC_EN_SHIFT   6
+#define S2MPS11_REGULATOR_MAX (S2MPS11_REG_MAX - 3)
+
+#endif /*  __LINUX_MFD_S2MPS11_H */
diff --git a/include/linux/mfd/samsung/s5m8763.h b/include/linux/mfd/samsung/s5m8763.h
new file mode 100644
index 000000000000..e025418e5589
--- /dev/null
+++ b/include/linux/mfd/samsung/s5m8763.h
@@ -0,0 +1,96 @@
+/*  s5m8763.h
+ *
+ * Copyright (c) 2011 Samsung Electronics Co., Ltd
+ *              http://www.samsung.com
+ *
+ *  This program is free software; you can redistribute  it and/or modify it
+ *  under  the terms of  the GNU General  Public License as published by the
+ *  Free Software Foundation;  either version 2 of the  License, or (at your
+ *  option) any later version.
+ *
+ */
+
+#ifndef __LINUX_MFD_S5M8763_H
+#define __LINUX_MFD_S5M8763_H
+
+/* S5M8763 registers */
+enum s5m8763_reg {
+        S5M8763_REG_IRQ1,
+        S5M8763_REG_IRQ2,
+        S5M8763_REG_IRQ3,
+        S5M8763_REG_IRQ4,
+        S5M8763_REG_IRQM1,
+        S5M8763_REG_IRQM2,
+        S5M8763_REG_IRQM3,
+        S5M8763_REG_IRQM4,
+        S5M8763_REG_STATUS1,
+        S5M8763_REG_STATUS2,
+        S5M8763_REG_STATUSM1,
+        S5M8763_REG_STATUSM2,
+        S5M8763_REG_CHGR1,
+        S5M8763_REG_CHGR2,
+        S5M8763_REG_LDO_ACTIVE_DISCHARGE1,
+        S5M8763_REG_LDO_ACTIVE_DISCHARGE2,
+        S5M8763_REG_BUCK_ACTIVE_DISCHARGE3,
+        S5M8763_REG_ONOFF1,
+        S5M8763_REG_ONOFF2,
+        S5M8763_REG_ONOFF3,
+        S5M8763_REG_ONOFF4,
+        S5M8763_REG_BUCK1_VOLTAGE1,
+        S5M8763_REG_BUCK1_VOLTAGE2,
+        S5M8763_REG_BUCK1_VOLTAGE3,
+        S5M8763_REG_BUCK1_VOLTAGE4,
+        S5M8763_REG_BUCK2_VOLTAGE1,
+        S5M8763_REG_BUCK2_VOLTAGE2,
+        S5M8763_REG_BUCK3,
+        S5M8763_REG_BUCK4,
+        S5M8763_REG_LDO1_LDO2,
+        S5M8763_REG_LDO3,
+        S5M8763_REG_LDO4,
+        S5M8763_REG_LDO5,
+        S5M8763_REG_LDO6,
+        S5M8763_REG_LDO7,
+        S5M8763_REG_LDO7_LDO8,
+        S5M8763_REG_LDO9_LDO10,
+        S5M8763_REG_LDO11,
+        S5M8763_REG_LDO12,
+        S5M8763_REG_LDO13,
+        S5M8763_REG_LDO14,
+        S5M8763_REG_LDO15,
+        S5M8763_REG_LDO16,
+        S5M8763_REG_BKCHR,
+        S5M8763_REG_LBCNFG1,
+        S5M8763_REG_LBCNFG2,
+};
+
+/* S5M8763 regulator ids */
+enum s5m8763_regulators {
+        S5M8763_LDO1,
+        S5M8763_LDO2,
+        S5M8763_LDO3,
+        S5M8763_LDO4,
+        S5M8763_LDO5,
+        S5M8763_LDO6,
+        S5M8763_LDO7,
+        S5M8763_LDO8,
+        S5M8763_LDO9,
+        S5M8763_LDO10,
+        S5M8763_LDO11,
+        S5M8763_LDO12,
+        S5M8763_LDO13,
+        S5M8763_LDO14,
+        S5M8763_LDO15,
+        S5M8763_LDO16,
+        S5M8763_BUCK1,
+        S5M8763_BUCK2,
+        S5M8763_BUCK3,
+        S5M8763_BUCK4,
+        S5M8763_AP_EN32KHZ,
+        S5M8763_CP_EN32KHZ,
+        S5M8763_ENCHGVI,
+        S5M8763_ESAFEUSB1,
+        S5M8763_ESAFEUSB2,
+};
+
+#define S5M8763_ENRAMP                  (1 << 4)
+#endif /* __LINUX_MFD_S5M8763_H */
diff --git a/include/linux/mfd/samsung/s5m8767.h b/include/linux/mfd/samsung/s5m8767.h
new file mode 100644
index 000000000000..306a95fc558c
--- /dev/null
+++ b/include/linux/mfd/samsung/s5m8767.h
@@ -0,0 +1,188 @@
+/*  s5m8767.h
+ *
+ * Copyright (c) 2011 Samsung Electronics Co., Ltd
+ *              http://www.samsung.com
+ *
+ *  This program is free software; you can redistribute  it and/or modify it
+ *  under  the terms of  the GNU General  Public License as published by the
+ *  Free Software Foundation;  either version 2 of the  License, or (at your
+ *  option) any later version.
+ *
+ */
+
+#ifndef __LINUX_MFD_S5M8767_H
+#define __LINUX_MFD_S5M8767_H
+
+/* S5M8767 registers */
+enum s5m8767_reg {
+        S5M8767_REG_ID,
+        S5M8767_REG_INT1,
+        S5M8767_REG_INT2,
+        S5M8767_REG_INT3,
+        S5M8767_REG_INT1M,
+        S5M8767_REG_INT2M,
+        S5M8767_REG_INT3M,
+        S5M8767_REG_STATUS1,
+        S5M8767_REG_STATUS2,
+        S5M8767_REG_STATUS3,
+        S5M8767_REG_CTRL1,
+        S5M8767_REG_CTRL2,
+        S5M8767_REG_LOWBAT1,
+        S5M8767_REG_LOWBAT2,
+        S5M8767_REG_BUCHG,
+        S5M8767_REG_DVSRAMP,
+        S5M8767_REG_DVSTIMER2 = 0x10,
+        S5M8767_REG_DVSTIMER3,
+        S5M8767_REG_DVSTIMER4,
+        S5M8767_REG_LDO1,
+        S5M8767_REG_LDO2,
+        S5M8767_REG_LDO3,
+        S5M8767_REG_LDO4,
+        S5M8767_REG_LDO5,
+        S5M8767_REG_LDO6,
+        S5M8767_REG_LDO7,
+        S5M8767_REG_LDO8,
+        S5M8767_REG_LDO9,
+        S5M8767_REG_LDO10,
+        S5M8767_REG_LDO11,
+        S5M8767_REG_LDO12,
+        S5M8767_REG_LDO13,
+        S5M8767_REG_LDO14 = 0x20,
+        S5M8767_REG_LDO15,
+        S5M8767_REG_LDO16,
+        S5M8767_REG_LDO17,
+        S5M8767_REG_LDO18,
+        S5M8767_REG_LDO19,
+        S5M8767_REG_LDO20,
+        S5M8767_REG_LDO21,
+        S5M8767_REG_LDO22,
+        S5M8767_REG_LDO23,
+        S5M8767_REG_LDO24,
+        S5M8767_REG_LDO25,
+        S5M8767_REG_LDO26,
+        S5M8767_REG_LDO27,
+        S5M8767_REG_LDO28,
+        S5M8767_REG_UVLO = 0x31,
+        S5M8767_REG_BUCK1CTRL1,
+        S5M8767_REG_BUCK1CTRL2,
+        S5M8767_REG_BUCK2CTRL,
+        S5M8767_REG_BUCK2DVS1,
+        S5M8767_REG_BUCK2DVS2,
+        S5M8767_REG_BUCK2DVS3,
+        S5M8767_REG_BUCK2DVS4,
+        S5M8767_REG_BUCK2DVS5,
+        S5M8767_REG_BUCK2DVS6,
+        S5M8767_REG_BUCK2DVS7,
+        S5M8767_REG_BUCK2DVS8,
+        S5M8767_REG_BUCK3CTRL,
+        S5M8767_REG_BUCK3DVS1,
+        S5M8767_REG_BUCK3DVS2,
+        S5M8767_REG_BUCK3DVS3,
+        S5M8767_REG_BUCK3DVS4,
+        S5M8767_REG_BUCK3DVS5,
+        S5M8767_REG_BUCK3DVS6,
+        S5M8767_REG_BUCK3DVS7,
+        S5M8767_REG_BUCK3DVS8,
+        S5M8767_REG_BUCK4CTRL,
+        S5M8767_REG_BUCK4DVS1,
+        S5M8767_REG_BUCK4DVS2,
+        S5M8767_REG_BUCK4DVS3,
+        S5M8767_REG_BUCK4DVS4,
+        S5M8767_REG_BUCK4DVS5,
+        S5M8767_REG_BUCK4DVS6,
+        S5M8767_REG_BUCK4DVS7,
+        S5M8767_REG_BUCK4DVS8,
+        S5M8767_REG_BUCK5CTRL1,
+        S5M8767_REG_BUCK5CTRL2,
+        S5M8767_REG_BUCK5CTRL3,
+        S5M8767_REG_BUCK5CTRL4,
+        S5M8767_REG_BUCK5CTRL5,
+        S5M8767_REG_BUCK6CTRL1,
+        S5M8767_REG_BUCK6CTRL2,
+        S5M8767_REG_BUCK7CTRL1,
+        S5M8767_REG_BUCK7CTRL2,
+        S5M8767_REG_BUCK8CTRL1,
+        S5M8767_REG_BUCK8CTRL2,
+        S5M8767_REG_BUCK9CTRL1,
+        S5M8767_REG_BUCK9CTRL2,
+        S5M8767_REG_LDO1CTRL,
+        S5M8767_REG_LDO2_1CTRL,
+        S5M8767_REG_LDO2_2CTRL,
+        S5M8767_REG_LDO2_3CTRL,
+        S5M8767_REG_LDO2_4CTRL,
+        S5M8767_REG_LDO3CTRL,
+        S5M8767_REG_LDO4CTRL,
+        S5M8767_REG_LDO5CTRL,
+        S5M8767_REG_LDO6CTRL,
+        S5M8767_REG_LDO7CTRL,
+        S5M8767_REG_LDO8CTRL,
+        S5M8767_REG_LDO9CTRL,
+        S5M8767_REG_LDO10CTRL,
+        S5M8767_REG_LDO11CTRL,
+        S5M8767_REG_LDO12CTRL,
+        S5M8767_REG_LDO13CTRL,
+        S5M8767_REG_LDO14CTRL,
+        S5M8767_REG_LDO15CTRL,
+        S5M8767_REG_LDO16CTRL,
+        S5M8767_REG_LDO17CTRL,
+        S5M8767_REG_LDO18CTRL,
+        S5M8767_REG_LDO19CTRL,
+        S5M8767_REG_LDO20CTRL,
+        S5M8767_REG_LDO21CTRL,
+        S5M8767_REG_LDO22CTRL,
+        S5M8767_REG_LDO23CTRL,
+        S5M8767_REG_LDO24CTRL,
+        S5M8767_REG_LDO25CTRL,
+        S5M8767_REG_LDO26CTRL,
+        S5M8767_REG_LDO27CTRL,
+        S5M8767_REG_LDO28CTRL,
+};
+
+/* S5M8767 regulator ids */
+enum s5m8767_regulators {
+        S5M8767_LDO1,
+        S5M8767_LDO2,
+        S5M8767_LDO3,
+        S5M8767_LDO4,
+        S5M8767_LDO5,
+        S5M8767_LDO6,
+        S5M8767_LDO7,
+        S5M8767_LDO8,
+        S5M8767_LDO9,
+        S5M8767_LDO10,
+        S5M8767_LDO11,
+        S5M8767_LDO12,
+        S5M8767_LDO13,
+        S5M8767_LDO14,
+        S5M8767_LDO15,
+        S5M8767_LDO16,
+        S5M8767_LDO17,
+        S5M8767_LDO18,
+        S5M8767_LDO19,
+        S5M8767_LDO20,
+        S5M8767_LDO21,
+        S5M8767_LDO22,
+        S5M8767_LDO23,
+        S5M8767_LDO24,
+        S5M8767_LDO25,
+        S5M8767_LDO26,
+        S5M8767_LDO27,
+        S5M8767_LDO28,
+        S5M8767_BUCK1,
+        S5M8767_BUCK2,
+        S5M8767_BUCK3,
+        S5M8767_BUCK4,
+        S5M8767_BUCK5,
+        S5M8767_BUCK6,
+        S5M8767_BUCK7,
+        S5M8767_BUCK8,
+        S5M8767_BUCK9,
+        S5M8767_AP_EN32KHZ,
+        S5M8767_CP_EN32KHZ,
+
+        S5M8767_REG_MAX,
+};
+
+#define S5M8767_ENCTRL_SHIFT  6
+
+#endif /* __LINUX_MFD_S5M8767_H */
diff --git a/include/linux/mfd/tps65910.h b/include/linux/mfd/tps65910.h
index 6c4c478e21a4..9bf8767818b4 100644
--- a/include/linux/mfd/tps65910.h
+++ b/include/linux/mfd/tps65910.h
@@ -807,6 +807,7 @@ struct tps65910_board {
         int irq_base;
         int vmbch_threshold;
         int vmbch2_threshold;
+        bool en_ck32k_xtal;
         bool en_dev_slp;
         struct tps65910_sleep_keepon_data *slp_keepon;
         bool en_gpio_sleep[TPS6591X_MAX_NUM_GPIO];
diff --git a/include/linux/mfd/twl6040.h b/include/linux/mfd/twl6040.h
index 6659487c31e7..eaad49f7c130 100644
--- a/include/linux/mfd/twl6040.h
+++ b/include/linux/mfd/twl6040.h
@@ -161,8 +161,9 @@
 #define TWL6040_CELLS                   2
 
 #define TWL6040_REV_ES1_0               0x00
-#define TWL6040_REV_ES1_1               0x01
-#define TWL6040_REV_ES1_2               0x02
+#define TWL6040_REV_ES1_1               0x01 /* Rev ES1.1 and ES1.2 */
+#define TWL6040_REV_ES1_3               0x02
+#define TWL6041_REV_ES2_0               0x10
 
 #define TWL6040_IRQ_TH                  0
 #define TWL6040_IRQ_PLUG                1
@@ -206,7 +207,6 @@ struct twl6040 {
         struct regmap *regmap;
         struct regulator_bulk_data supplies[2]; /* supplies for vio, v2v1 */
         struct mutex mutex;
-        struct mutex io_mutex;
         struct mutex irq_mutex;
         struct mfd_cell cells[TWL6040_CELLS];
         struct completion ready;
diff --git a/include/linux/mfd/wm8350/core.h b/include/linux/mfd/wm8350/core.h
index 9192b6404a73..509481d9cf19 100644
--- a/include/linux/mfd/wm8350/core.h
+++ b/include/linux/mfd/wm8350/core.h
@@ -17,6 +17,7 @@
 #include <linux/mutex.h>
 #include <linux/interrupt.h>
 #include <linux/completion.h>
+#include <linux/regmap.h>
 
 #include <linux/mfd/wm8350/audio.h>
 #include <linux/mfd/wm8350/gpio.h>
@@ -66,6 +67,9 @@
 
 #define WM8350_MAX_REGISTER                     0xFF
 
+#define WM8350_UNLOCK_KEY               0x0013
+#define WM8350_LOCK_KEY                 0x0000
+
 /*
  * Field Definitions.
  */
@@ -582,27 +586,9 @@
 
 #define WM8350_NUM_IRQ_REGS 7
 
-struct wm8350_reg_access {
-        u16 readable;           /* Mask of readable bits */
-        u16 writable;           /* Mask of writable bits */
-        u16 vol;                /* Mask of volatile bits */
-};
-extern const struct wm8350_reg_access wm8350_reg_io_map[];
-extern const u16 wm8350_mode0_defaults[];
-extern const u16 wm8350_mode1_defaults[];
-extern const u16 wm8350_mode2_defaults[];
-extern const u16 wm8350_mode3_defaults[];
-extern const u16 wm8351_mode0_defaults[];
-extern const u16 wm8351_mode1_defaults[];
-extern const u16 wm8351_mode2_defaults[];
-extern const u16 wm8351_mode3_defaults[];
-extern const u16 wm8352_mode0_defaults[];
-extern const u16 wm8352_mode1_defaults[];
-extern const u16 wm8352_mode2_defaults[];
-extern const u16 wm8352_mode3_defaults[];
+extern const struct regmap_config wm8350_regmap;
 
 struct wm8350;
-struct regmap;
 
 struct wm8350_hwmon {
         struct platform_device *pdev;
@@ -614,7 +600,7 @@ struct wm8350 {
 
         /* device IO */
         struct regmap *regmap;
-        u16 *reg_cache;
+        bool unlocked;
 
         struct mutex auxadc_mutex;
         struct completion auxadc_done;
diff --git a/include/linux/mfd/wm8994/pdata.h b/include/linux/mfd/wm8994/pdata.h
index 893267bb6229..f0361c031927 100644
--- a/include/linux/mfd/wm8994/pdata.h
+++ b/include/linux/mfd/wm8994/pdata.h
@@ -141,6 +141,7 @@ struct wm8994_pdata {
         struct wm8994_ldo_pdata ldo[WM8994_NUM_LDO];
 
         int irq_base;  /** Base IRQ number for WM8994, required for IRQs */
+        unsigned long irq_flags; /** user irq flags */
 
         int num_drc_cfgs;
         struct wm8994_drc_cfg *drc_cfgs;
diff --git a/sound/soc/codecs/twl6040.c b/sound/soc/codecs/twl6040.c
index 0ff1e70b7770..c084c549942e 100644
--- a/sound/soc/codecs/twl6040.c
+++ b/sound/soc/codecs/twl6040.c
@@ -653,7 +653,7 @@ int twl6040_get_hs_step_size(struct snd_soc_codec *codec)
 {
         struct twl6040 *twl6040 = codec->control_data;
 
-        if (twl6040_get_revid(twl6040) < TWL6040_REV_ES1_2)
+        if (twl6040_get_revid(twl6040) < TWL6040_REV_ES1_3)
                 /* For ES under ES_1.3 HS step is 2 mV */
                 return 2;
         else