aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorSachin Kamat <sachin.kamat@linaro.org>2013-12-11 17:45:12 -0500
committerKukjin Kim <kgene.kim@samsung.com>2013-12-15 14:41:57 -0500
commit236940d2c951a84735fdd7b958b5159eaf501784 (patch)
tree7c1e4f85fefd95158a38d10a37e037ac33df8d38
parent67ddd05382d98a106b75dba47f7550456ab5f832 (diff)
ARM: dts: Update display clock frequency for Origen-4412
As per the timing information for supported panel, the value should be between 47.2 MHz to 47.9 MHz for 60Hz refresh rate. Total horizontal pixels = 1024 (x-res) + 80 (margin) + 48 (hsync) = 1152 Total vertical pixels = 600 (y-res) + 80 (margin) + 3 (vsync) = 683 Target pixel clock rate for refresh rate @60 Hz = 1152 * 683 * 60 = 47208960 Hz ~ 47.5 MHz Signed-off-by: Sachin Kamat <sachin.kamat@linaro.org> Signed-off-by: Kukjin Kim <kgene.kim@samsung.com>
-rw-r--r--arch/arm/boot/dts/exynos4412-origen.dts2
1 files changed, 1 insertions, 1 deletions
diff --git a/arch/arm/boot/dts/exynos4412-origen.dts b/arch/arm/boot/dts/exynos4412-origen.dts
index d65984c440f6..95201559c3ad 100644
--- a/arch/arm/boot/dts/exynos4412-origen.dts
+++ b/arch/arm/boot/dts/exynos4412-origen.dts
@@ -159,7 +159,7 @@
159 display-timings { 159 display-timings {
160 native-mode = <&timing0>; 160 native-mode = <&timing0>;
161 timing0: timing { 161 timing0: timing {
162 clock-frequency = <50000>; 162 clock-frequency = <47500000>;
163 hactive = <1024>; 163 hactive = <1024>;
164 vactive = <600>; 164 vactive = <600>;
165 hfront-porch = <64>; 165 hfront-porch = <64>;