aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorAlan Cox <alan@linux.intel.com>2009-08-27 06:00:56 -0400
committerGreg Kroah-Hartman <gregkh@suse.de>2009-09-15 15:02:28 -0400
commitc6c9f8cb38d369985c66b73ed8c15dc9cec7bd09 (patch)
tree6713e04b77f603c12b0267fbc8d201325744180b
parent576b38e0cd5ab57af1c84312b0b14d77090dbeda (diff)
Staging: et131x: remove unused PCI identifiers
Signed-off-by: Alan Cox <alan@linux.intel.com> Signed-off-by: Greg Kroah-Hartman <gregkh@suse.de>
-rw-r--r--drivers/staging/et131x/et1310_phy.h25
-rw-r--r--drivers/staging/et131x/et1310_pm.h30
-rw-r--r--drivers/staging/et131x/et131x_defs.h8
3 files changed, 0 insertions, 63 deletions
diff --git a/drivers/staging/et131x/et1310_phy.h b/drivers/staging/et131x/et1310_phy.h
index aec0a7b432eb..080656c6142c 100644
--- a/drivers/staging/et131x/et1310_phy.h
+++ b/drivers/staging/et131x/et1310_phy.h
@@ -63,9 +63,6 @@
63 63
64#define TRUEPHY_SUCCESS 0 64#define TRUEPHY_SUCCESS 0
65#define TRUEPHY_FAILURE 1 65#define TRUEPHY_FAILURE 1
66typedef void *TRUEPHY_HANDLE;
67typedef void *TRUEPHY_PLATFORM_HANDLE;
68typedef void *TRUEPHY_OSAL_HANDLE;
69 66
70/* MI Register Addresses */ 67/* MI Register Addresses */
71#define MI_CONTROL_REG 0 68#define MI_CONTROL_REG 0
@@ -742,28 +739,6 @@ typedef union _MI_LCR2_t {
742 739
743/* MI Register 29 - 31: Reserved Reg(0x1D - 0x1E) */ 740/* MI Register 29 - 31: Reserved Reg(0x1D - 0x1E) */
744 741
745/* TruePHY headers */
746typedef struct _TRUEPHY_ACCESS_MI_REGS_ {
747 TRUEPHY_HANDLE hTruePhy;
748 int32_t nPhyId;
749 u8 bReadWrite;
750 u8 *pbyRegs;
751 u8 *pwData;
752 int32_t nRegCount;
753} TRUEPHY_ACCESS_MI_REGS, *PTRUEPHY_ACCESS_MI_REGS;
754
755/* TruePHY headers */
756typedef struct _TAG_TPAL_ACCESS_MI_REGS_ {
757 u32 nPhyId;
758 u8 bReadWrite;
759 u32 nRegCount;
760 u16 Data[4096];
761 u8 Regs[4096];
762} TPAL_ACCESS_MI_REGS, *PTPAL_ACCESS_MI_REGS;
763
764
765typedef TRUEPHY_HANDLE TPAL_HANDLE;
766
767/* Forward declaration of the private adapter structure */ 742/* Forward declaration of the private adapter structure */
768struct et131x_adapter; 743struct et131x_adapter;
769 744
diff --git a/drivers/staging/et131x/et1310_pm.h b/drivers/staging/et131x/et1310_pm.h
index 8e06039537e0..295f3ab132fb 100644
--- a/drivers/staging/et131x/et1310_pm.h
+++ b/drivers/staging/et131x/et1310_pm.h
@@ -61,54 +61,24 @@
61 61
62#include "et1310_address_map.h" 62#include "et1310_address_map.h"
63 63
64#define MAX_WOL_PACKET_SIZE 0x80
65#define MAX_WOL_MASK_SIZE (MAX_WOL_PACKET_SIZE / 8)
66#define NUM_WOL_PATTERNS 0x5
67#define CRC16_POLY 0x1021
68
69typedef struct _MP_POWER_MGMT { 64typedef struct _MP_POWER_MGMT {
70 /* variable putting the phy into coma mode when boot up with no cable 65 /* variable putting the phy into coma mode when boot up with no cable
71 * plugged in after 5 seconds 66 * plugged in after 5 seconds
72 */ 67 */
73 u8 TransPhyComaModeOnBoot; 68 u8 TransPhyComaModeOnBoot;
74 69
75 /* Array holding the five CRC values that the device is currently
76 * using for WOL. This will be queried when a pattern is to be
77 * removed.
78 */
79 u32 localWolAndCrc0;
80 u16 WOLPatternList[NUM_WOL_PATTERNS];
81 u8 WOLMaskList[NUM_WOL_PATTERNS][MAX_WOL_MASK_SIZE];
82 u32 WOLMaskSize[NUM_WOL_PATTERNS];
83
84 /* IP address */
85 union {
86 u32 u32;
87 u8 u8[4];
88 } IPAddress;
89
90 /* Current Power state of the adapter. */
91 bool WOLState;
92 bool WOLEnabled;
93 bool Failed10Half;
94 bool bFailedStateTransition;
95
96 /* Next two used to save power information at power down. This 70 /* Next two used to save power information at power down. This
97 * information will be used during power up to set up parts of Power 71 * information will be used during power up to set up parts of Power
98 * Management in JAGCore 72 * Management in JAGCore
99 */ 73 */
100 u32 tx_en;
101 u32 rx_en;
102 u16 PowerDownSpeed; 74 u16 PowerDownSpeed;
103 u8 PowerDownDuplex; 75 u8 PowerDownDuplex;
104} MP_POWER_MGMT, *PMP_POWER_MGMT; 76} MP_POWER_MGMT, *PMP_POWER_MGMT;
105 77
106/* Forward declaration of the private adapter structure 78/* Forward declaration of the private adapter structure
107 * ( IS THERE A WAY TO DO THIS WITH A TYPEDEF??? )
108 */ 79 */
109struct et131x_adapter; 80struct et131x_adapter;
110 81
111u16 CalculateCCITCRC16(u8 *Pattern, u8 *Mask, u32 MaskSize);
112void EnablePhyComa(struct et131x_adapter *adapter); 82void EnablePhyComa(struct et131x_adapter *adapter);
113void DisablePhyComa(struct et131x_adapter *adapter); 83void DisablePhyComa(struct et131x_adapter *adapter);
114 84
diff --git a/drivers/staging/et131x/et131x_defs.h b/drivers/staging/et131x/et131x_defs.h
index 5665c6a226f0..f98dca5fd26b 100644
--- a/drivers/staging/et131x/et131x_defs.h
+++ b/drivers/staging/et131x/et131x_defs.h
@@ -61,7 +61,6 @@
61 61
62/* Packet and header sizes */ 62/* Packet and header sizes */
63#define NIC_MIN_PACKET_SIZE 60 63#define NIC_MIN_PACKET_SIZE 60
64#define NIC_HEADER_SIZE ETH_HLEN /* 14 */
65 64
66/* Multicast list size */ 65/* Multicast list size */
67#define NIC_MAX_MCAST_LIST 128 66#define NIC_MAX_MCAST_LIST 128
@@ -102,20 +101,13 @@
102#define fMP_ADAPTER_NOT_READY_MASK 0x3ff00000 101#define fMP_ADAPTER_NOT_READY_MASK 0x3ff00000
103 102
104/* Some offsets in PCI config space that are actually used. */ 103/* Some offsets in PCI config space that are actually used. */
105#define ET1310_PCI_PM_CAPABILITY 0x40
106#define ET1310_PCI_PM_CSR 0x44
107#define ET1310_PCI_MAX_PYLD 0x4C 104#define ET1310_PCI_MAX_PYLD 0x4C
108#define ET1310_PCI_DEV_CTRL 0x50
109#define ET1310_PCI_DEV_STAT 0x52
110#define ET1310_NMI_DISABLE 0x61 105#define ET1310_NMI_DISABLE 0x61
111#define ET1310_PCI_MAC_ADDRESS 0xA4 106#define ET1310_PCI_MAC_ADDRESS 0xA4
112#define ET1310_PCI_EEPROM_STATUS 0xB2 107#define ET1310_PCI_EEPROM_STATUS 0xB2
113#define ET1310_PCI_PHY_INDEX_REG 0xB4
114#define ET1310_PCI_ACK_NACK 0xC0 108#define ET1310_PCI_ACK_NACK 0xC0
115#define ET1310_PCI_REPLAY 0xC2 109#define ET1310_PCI_REPLAY 0xC2
116#define ET1310_PCI_L0L1LATENCY 0xCF 110#define ET1310_PCI_L0L1LATENCY 0xCF
117#define ET1310_PCI_SEL_PHY_CTRL 0xE4
118#define ET1310_PCI_ADVANCED_ERR 0x100
119 111
120/* PCI Vendor/Product IDs */ 112/* PCI Vendor/Product IDs */
121#define ET131X_PCI_VENDOR_ID 0x11C1 /* Agere Systems */ 113#define ET131X_PCI_VENDOR_ID 0x11C1 /* Agere Systems */