aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorPeter Ujfalusi <peter.ujfalusi@ti.com>2012-08-16 09:41:06 -0400
committerMark Brown <broonie@opensource.wolfsonmicro.com>2012-08-22 15:17:12 -0400
commitdc26df52455348e06e4c34a2af2910d291369fe8 (patch)
treec87a87ceff4b13a1a1770fb2f2ef3ef120367d0d
parent8d3c09096500aa20702395b87c81a62ac9cbe3be (diff)
ASoC: omap-mcbsp: Remove cpu_is_omap* checks from the code
We can use the has_ccr flag to replace the cpu_is_omap* checks. This provides future proof implementation and we do not need to update the code if new OMAP revision starts to use the McBSP driver. Signed-off-by: Peter Ujfalusi <peter.ujfalusi@ti.com> Acked-by: Jarkko Nikula <jarkko.nikula@bitmer.com> Signed-off-by: Mark Brown <broonie@opensource.wolfsonmicro.com>
-rw-r--r--sound/soc/omap/omap-mcbsp.c8
1 files changed, 5 insertions, 3 deletions
diff --git a/sound/soc/omap/omap-mcbsp.c b/sound/soc/omap/omap-mcbsp.c
index 506159493a9d..b9770eea28a0 100644
--- a/sound/soc/omap/omap-mcbsp.c
+++ b/sound/soc/omap/omap-mcbsp.c
@@ -398,12 +398,14 @@ static int omap_mcbsp_dai_set_dai_fmt(struct snd_soc_dai *cpu_dai,
398 /* Generic McBSP register settings */ 398 /* Generic McBSP register settings */
399 regs->spcr2 |= XINTM(3) | FREE; 399 regs->spcr2 |= XINTM(3) | FREE;
400 regs->spcr1 |= RINTM(3); 400 regs->spcr1 |= RINTM(3);
401 /* RFIG and XFIG are not defined in 34xx */ 401 /* RFIG and XFIG are not defined in 2430 and on OMAP3+ */
402 if (!cpu_is_omap34xx() && !cpu_is_omap44xx()) { 402 if (!mcbsp->pdata->has_ccr) {
403 regs->rcr2 |= RFIG; 403 regs->rcr2 |= RFIG;
404 regs->xcr2 |= XFIG; 404 regs->xcr2 |= XFIG;
405 } 405 }
406 if (cpu_is_omap2430() || cpu_is_omap34xx() || cpu_is_omap44xx()) { 406
407 /* Configure XCCR/RCCR only for revisions which have ccr registers */
408 if (mcbsp->pdata->has_ccr) {
407 regs->xccr = DXENDLY(1) | XDMAEN | XDISABLE; 409 regs->xccr = DXENDLY(1) | XDMAEN | XDISABLE;
408 regs->rccr = RFULL_CYCLE | RDMAEN | RDISABLE; 410 regs->rccr = RFULL_CYCLE | RDMAEN | RDISABLE;
409 } 411 }