aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorJeremy Kerr <jeremy.kerr@canonical.com>2010-07-21 04:40:50 -0400
committerNicolas Pitre <nico@fluxnic.net>2010-10-20 00:27:33 -0400
commit1ea64615601229f0dc16dee91dc5b50216411baa (patch)
treea0284a273832820199a966666007a28f7310280f
parentd71e3eb5894dbb626dc7e28cfd4f33ebee9a739a (diff)
arm/debug: consolidate addruart macros for CONFIG_DEBUG_ICEDCC
We have the same (empty) macro for all IDEDCC flavours, so consolidate it to one. Signed-off-by: Jeremy Kerr <jeremy.kerr@canonical.com>
-rw-r--r--arch/arm/kernel/debug.S13
1 files changed, 2 insertions, 11 deletions
diff --git a/arch/arm/kernel/debug.S b/arch/arm/kernel/debug.S
index a38b4879441d..f91395206a4b 100644
--- a/arch/arm/kernel/debug.S
+++ b/arch/arm/kernel/debug.S
@@ -22,11 +22,11 @@
22#if defined(CONFIG_DEBUG_ICEDCC) 22#if defined(CONFIG_DEBUG_ICEDCC)
23 @@ debug using ARM EmbeddedICE DCC channel 23 @@ debug using ARM EmbeddedICE DCC channel
24 24
25#if defined(CONFIG_CPU_V6)
26
27 .macro addruart, rx, tmp 25 .macro addruart, rx, tmp
28 .endm 26 .endm
29 27
28#if defined(CONFIG_CPU_V6)
29
30 .macro senduart, rd, rx 30 .macro senduart, rd, rx
31 mcr p14, 0, \rd, c0, c5, 0 31 mcr p14, 0, \rd, c0, c5, 0
32 .endm 32 .endm
@@ -51,9 +51,6 @@
51 51
52#elif defined(CONFIG_CPU_V7) 52#elif defined(CONFIG_CPU_V7)
53 53
54 .macro addruart, rx, tmp
55 .endm
56
57 .macro senduart, rd, rx 54 .macro senduart, rd, rx
58 mcr p14, 0, \rd, c0, c5, 0 55 mcr p14, 0, \rd, c0, c5, 0
59 .endm 56 .endm
@@ -71,9 +68,6 @@ wait: mrc p14, 0, pc, c0, c1, 0
71 68
72#elif defined(CONFIG_CPU_XSCALE) 69#elif defined(CONFIG_CPU_XSCALE)
73 70
74 .macro addruart, rx, tmp
75 .endm
76
77 .macro senduart, rd, rx 71 .macro senduart, rd, rx
78 mcr p14, 0, \rd, c8, c0, 0 72 mcr p14, 0, \rd, c8, c0, 0
79 .endm 73 .endm
@@ -98,9 +92,6 @@ wait: mrc p14, 0, pc, c0, c1, 0
98 92
99#else 93#else
100 94
101 .macro addruart, rx, tmp
102 .endm
103
104 .macro senduart, rd, rx 95 .macro senduart, rd, rx
105 mcr p14, 0, \rd, c1, c0, 0 96 mcr p14, 0, \rd, c1, c0, 0
106 .endm 97 .endm