aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorRalf Baechle <ralf@linux-mips.org>2005-03-08 09:39:39 -0500
committerRalf Baechle <ralf@linux-mips.org>2005-10-29 14:30:54 -0400
commit9ff77c469ed16221c6a4e882e48e4f0dcf451bda (patch)
treed4d9e38471665c1521360032e3c8912e99d8ed0d
parent07b4ebd372139eb64a2898f17f2cc387b22feba8 (diff)
Export shm_align_mask and flush_data_cache_page.
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
-rw-r--r--arch/mips/kernel/syscall.c3
-rw-r--r--arch/mips/mm/cache.c2
2 files changed, 5 insertions, 0 deletions
diff --git a/arch/mips/kernel/syscall.c b/arch/mips/kernel/syscall.c
index 21e3e13a4b44..8fde242596f9 100644
--- a/arch/mips/kernel/syscall.c
+++ b/arch/mips/kernel/syscall.c
@@ -26,6 +26,7 @@
26#include <linux/msg.h> 26#include <linux/msg.h>
27#include <linux/shm.h> 27#include <linux/shm.h>
28#include <linux/compiler.h> 28#include <linux/compiler.h>
29#include <linux/module.h>
29 30
30#include <asm/branch.h> 31#include <asm/branch.h>
31#include <asm/cachectl.h> 32#include <asm/cachectl.h>
@@ -56,6 +57,8 @@ out:
56 57
57unsigned long shm_align_mask = PAGE_SIZE - 1; /* Sane caches */ 58unsigned long shm_align_mask = PAGE_SIZE - 1; /* Sane caches */
58 59
60EXPORT_SYMBOL(shm_align_mask);
61
59#define COLOUR_ALIGN(addr,pgoff) \ 62#define COLOUR_ALIGN(addr,pgoff) \
60 ((((addr) + shm_align_mask) & ~shm_align_mask) + \ 63 ((((addr) + shm_align_mask) & ~shm_align_mask) + \
61 (((pgoff) << PAGE_SHIFT) & shm_align_mask)) 64 (((pgoff) << PAGE_SHIFT) & shm_align_mask))
diff --git a/arch/mips/mm/cache.c b/arch/mips/mm/cache.c
index c0ac4f97e1ae..fe0110074902 100644
--- a/arch/mips/mm/cache.c
+++ b/arch/mips/mm/cache.c
@@ -33,6 +33,8 @@ void (*flush_cache_sigtramp)(unsigned long addr);
33void (*flush_data_cache_page)(unsigned long addr); 33void (*flush_data_cache_page)(unsigned long addr);
34void (*flush_icache_all)(void); 34void (*flush_icache_all)(void);
35 35
36EXPORT_SYMBOL(flush_data_cache_page);
37
36#ifdef CONFIG_DMA_NONCOHERENT 38#ifdef CONFIG_DMA_NONCOHERENT
37 39
38/* DMA cache operations. */ 40/* DMA cache operations. */