aboutsummaryrefslogblamecommitdiffstats
path: root/lib/div64.c
blob: 365719f84832dc7629ecfe6ed55a4070da06e7d1 (plain) (tree)



























































                                                                          
/*
 * Copyright (C) 2003 Bernardo Innocenti <bernie@develer.com>
 *
 * Based on former do_div() implementation from asm-parisc/div64.h:
 *	Copyright (C) 1999 Hewlett-Packard Co
 *	Copyright (C) 1999 David Mosberger-Tang <davidm@hpl.hp.com>
 *
 *
 * Generic C version of 64bit/32bit division and modulo, with
 * 64bit result and 32bit remainder.
 *
 * The fast case for (n>>32 == 0) is handled inline by do_div(). 
 *
 * Code generated for this function might be very inefficient
 * for some CPUs. __div64_32() can be overridden by linking arch-specific
 * assembly versions such as arch/ppc/lib/div64.S and arch/sh/lib/div64.S.
 */

#include <linux/types.h>
#include <linux/module.h>
#include <asm/div64.h>

/* Not needed on 64bit architectures */
#if BITS_PER_LONG == 32

uint32_t __div64_32(uint64_t *n, uint32_t base)
{
	uint64_t rem = *n;
	uint64_t b = base;
	uint64_t res, d = 1;
	uint32_t high = rem >> 32;

	/* Reduce the thing a bit first */
	res = 0;
	if (high >= base) {
		high /= base;
		res = (uint64_t) high << 32;
		rem -= (uint64_t) (high*base) << 32;
	}

	while ((int64_t)b > 0 && b < rem) {
		b = b+b;
		d = d+d;
	}

	do {
		if (rem >= b) {
			rem -= b;
			res += d;
		}
		b >>= 1;
		d >>= 1;
	} while (d);

	*n = res;
	return rem;
}

EXPORT_SYMBOL(__div64_32);

#endif /* BITS_PER_LONG == 32 */
lude <net/dsa.h> #include <asm/mach-types.h> #include <asm/gpio.h> #include <asm/mach/arch.h> #include <asm/mach/pci.h> #include <mach/orion5x.h> #include "common.h" #include "mpp.h" static unsigned int wnr854t_mpp_modes[] __initdata = { MPP0_GPIO, /* Power LED green (0=on) */ MPP1_GPIO, /* Reset Button (0=off) */ MPP2_GPIO, /* Power LED blink (0=off) */ MPP3_GPIO, /* WAN Status LED amber (0=off) */ MPP4_GPIO, /* PCI int */ MPP5_GPIO, /* ??? */ MPP6_GPIO, /* ??? */ MPP7_GPIO, /* ??? */ MPP8_UNUSED, /* ??? */ MPP9_GIGE, /* GE_RXERR */ MPP10_UNUSED, /* ??? */ MPP11_UNUSED, /* ??? */ MPP12_GIGE, /* GE_TXD[4] */ MPP13_GIGE, /* GE_TXD[5] */ MPP14_GIGE, /* GE_TXD[6] */ MPP15_GIGE, /* GE_TXD[7] */ MPP16_GIGE, /* GE_RXD[4] */ MPP17_GIGE, /* GE_RXD[5] */ MPP18_GIGE, /* GE_RXD[6] */ MPP19_GIGE, /* GE_RXD[7] */ 0, }; /* * 8M NOR flash Device bus boot chip select */ #define WNR854T_NOR_BOOT_BASE 0xf4000000 #define WNR854T_NOR_BOOT_SIZE SZ_8M static struct mtd_partition wnr854t_nor_flash_partitions[] = { { .name = "kernel", .offset = 0x00000000, .size = 0x00100000, }, { .name = "rootfs", .offset = 0x00100000, .size = 0x00660000, }, { .name = "uboot", .offset = 0x00760000, .size = 0x00040000, }, }; static struct physmap_flash_data wnr854t_nor_flash_data = { .width = 2, .parts = wnr854t_nor_flash_partitions, .nr_parts = ARRAY_SIZE(wnr854t_nor_flash_partitions), }; static struct resource wnr854t_nor_flash_resource = { .flags = IORESOURCE_MEM, .start = WNR854T_NOR_BOOT_BASE, .end = WNR854T_NOR_BOOT_BASE + WNR854T_NOR_BOOT_SIZE - 1, }; static struct platform_device wnr854t_nor_flash = { .name = "physmap-flash", .id = 0, .dev = { .platform_data = &wnr854t_nor_flash_data, }, .num_resources = 1, .resource = &wnr854t_nor_flash_resource, }; static struct mv643xx_eth_platform_data wnr854t_eth_data = { .phy_addr = MV643XX_ETH_PHY_NONE, .speed = SPEED_1000, .duplex = DUPLEX_FULL, }; static struct dsa_chip_data wnr854t_switch_chip_data = { .port_names[0] = "lan3", .port_names[1] = "lan4", .port_names[2] = "wan", .port_names[3] = "cpu", .port_names[5] = "lan1", .port_names[7] = "lan2", }; static struct dsa_platform_data wnr854t_switch_plat_data = { .nr_chips = 1, .chip = &wnr854t_switch_chip_data, }; static void __init wnr854t_init(void) { /* * Setup basic Orion functions. Need to be called early. */ orion5x_init(); orion5x_mpp_conf(wnr854t_mpp_modes); /* * Configure peripherals. */ orion5x_eth_init(&wnr854t_eth_data); orion5x_eth_switch_init(&wnr854t_switch_plat_data, NO_IRQ); orion5x_uart0_init(); orion5x_setup_dev_boot_win(WNR854T_NOR_BOOT_BASE, WNR854T_NOR_BOOT_SIZE); platform_device_register(&wnr854t_nor_flash); } static int __init wnr854t_pci_map_irq(const struct pci_dev *dev, u8 slot, u8 pin) { int irq; /* * Check for devices with hard-wired IRQs. */ irq = orion5x_pci_map_irq(dev, slot, pin); if (irq != -1) return irq; /* * Mini-PCI slot. */ if (slot == 7) return gpio_to_irq(4); return -1; } static struct hw_pci wnr854t_pci __initdata = { .nr_controllers = 2, .swizzle = pci_std_swizzle, .setup = orion5x_pci_sys_setup, .scan = orion5x_pci_sys_scan_bus, .map_irq = wnr854t_pci_map_irq, }; static int __init wnr854t_pci_init(void) { if (machine_is_wnr854t()) pci_common_init(&wnr854t_pci); return 0; } subsys_initcall(wnr854t_pci_init); MACHINE_START(WNR854T, "Netgear WNR854T") /* Maintainer: Imre Kaloz <kaloz@openwrt.org> */ .atag_offset = 0x100, .init_machine = wnr854t_init, .map_io = orion5x_map_io, .init_early = orion5x_init_early, .init_irq = orion5x_init_irq, .timer = &orion5x_timer, .fixup = tag_fixup_mem32, MACHINE_END