51533b615e60
1 2 3 4 5 6
7 8
#ifndef _ASM_CRIS_ARCH_CACHE_H #define _ASM_CRIS_ARCH_CACHE_H /* A cache-line is 32 bytes. */ #define L1_CACHE_BYTES 32 #define L1_CACHE_SHIFT 5 #endif /* _ASM_CRIS_ARCH_CACHE_H */