[MIPS] PMC MSP71xx core platform

Patch to add core platform support for the PMC-Sierra MSP71xx devices.

Signed-off-by: Marc St-Jean <Marc_St-Jean@pmc-sierra.com>
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>

1 files changed, 94 insertions, 0 deletions

diff --git a/arch/mips/pmc-sierra/msp71xx/msp_time.c b/arch/mips/pmc-sierra/msp71xx/msp_time.c
new file mode 100644
index 000000000000..2a2beac5a4f8
--- /dev/null
+++ b/arch/mips/pmc-sierra/msp71xx/msp_time.c
@@ -0,0 +1,94 @@
+/*
+ * Setting up the clock on MSP SOCs.  No RTC typically.
+ *
+ * Carsten Langgaard, carstenl@mips.com
+ * Copyright (C) 1999,2000 MIPS Technologies, Inc.  All rights reserved.
+ *
+ * ########################################################################
+ *
+ *  This program is free software; you can distribute it and/or modify it
+ *  under the terms of the GNU General Public License (Version 2) as
+ *  published by the Free Software Foundation.
+ *
+ *  This program is distributed in the hope it will be useful, but WITHOUT
+ *  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ *  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
+ *  for more details.
+ *
+ *  You should have received a copy of the GNU General Public License along
+ *  with this program; if not, write to the Free Software Foundation, Inc.,
+ *  59 Temple Place - Suite 330, Boston MA 02111-1307, USA.
+ *
+ * ########################################################################
+ */
+
+#include <linux/init.h>
+#include <linux/kernel_stat.h>
+#include <linux/sched.h>
+#include <linux/spinlock.h>
+#include <linux/module.h>
+#include <linux/ptrace.h>
+
+#include <asm/mipsregs.h>
+#include <asm/time.h>
+
+#include <msp_prom.h>
+#include <msp_int.h>
+#include <msp_regs.h>
+
+void __init msp_timer_init(void)
+{
+        char    *endp, *s;
+        unsigned long cpu_rate = 0;
+
+        if (cpu_rate == 0) {
+                s = prom_getenv("clkfreqhz");
+                cpu_rate = simple_strtoul(s, &endp, 10);
+                if (endp != NULL && *endp != 0) {
+                        printk(KERN_ERR
+                                "Clock rate in Hz parse error: %s\n", s);
+                        cpu_rate = 0;
+                }
+        }
+
+        if (cpu_rate == 0) {
+                s = prom_getenv("clkfreq");
+                cpu_rate = 1000 * simple_strtoul(s, &endp, 10);
+                if (endp != NULL && *endp != 0) {
+                        printk(KERN_ERR
+                                "Clock rate in MHz parse error: %s\n", s);
+                        cpu_rate = 0;
+                }
+        }
+
+        if (cpu_rate == 0) {
+#if defined(CONFIG_PMC_MSP7120_EVAL) \
+ || defined(CONFIG_PMC_MSP7120_GW)
+                cpu_rate = 400000000;
+#elif defined(CONFIG_PMC_MSP7120_FPGA)
+                cpu_rate = 25000000;
+#else
+                cpu_rate = 150000000;
+#endif
+                printk(KERN_ERR
+                        "Failed to determine CPU clock rate, "
+                        "assuming %ld hz ...\n", cpu_rate);
+        }
+
+        printk(KERN_WARNING "Clock rate set to %ld\n", cpu_rate);
+
+        /* timer frequency is 1/2 clock rate */
+        mips_hpt_frequency = cpu_rate/2;
+}
+
+
+void __init plat_timer_setup(struct irqaction *irq)
+{
+#ifdef CONFIG_IRQ_MSP_CIC
+        /* we are using the vpe0 counter for timer interrupts */
+        setup_irq(MSP_INT_VPE0_TIMER, irq);
+#else
+        /* we are using the mips counter for timer interrupts */
+        setup_irq(MSP_INT_TIMER, irq);
+#endif
+}