| Commit message (Collapse) | Author | Age | |
|---|---|---|---|
| * | ARM: cache: add extra feature enable for tauros2 | Chao Xie | 2012-08-16 |
| | | | | | | | | | The extra feature may be used by SOCs are prefetch, burst8, write buffer coalesce Signed-off-by: Chao Xie <xiechao.mail@gmail.com> Signed-off-by: Haojian Zhuang <haojian.zhuang@gmail.com> | ||
| * | ARM: Add Tauros2 L2 cache controller support | Lennert Buytenhek | 2009-11-27 |
| Support for the Tauros2 L2 cache controller as used with the PJ1 and PJ4 CPUs. Signed-off-by: Lennert Buytenhek <buytenh@marvell.com> Signed-off-by: Saeed Bishara <saeed@marvell.com> Signed-off-by: Nicolas Pitre <nico@marvell.com> | |||
 |
index : litmus-rt-ext-res.git | |
| LITMUS^RT with extended reservations for Forbidden Zones paper @ RTAS'20 | Zelin Tong |
| aboutsummaryrefslogtreecommitdiffstats |