aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/pinctrl/qcom/pinctrl-sdm660.c
diff options
context:
space:
mode:
Diffstat (limited to 'drivers/pinctrl/qcom/pinctrl-sdm660.c')
-rw-r--r--drivers/pinctrl/qcom/pinctrl-sdm660.c28
1 files changed, 15 insertions, 13 deletions
diff --git a/drivers/pinctrl/qcom/pinctrl-sdm660.c b/drivers/pinctrl/qcom/pinctrl-sdm660.c
index 6838b38555a1..1bfb0ae6b387 100644
--- a/drivers/pinctrl/qcom/pinctrl-sdm660.c
+++ b/drivers/pinctrl/qcom/pinctrl-sdm660.c
@@ -33,7 +33,7 @@ enum {
33 } 33 }
34 34
35 35
36#define PINGROUP(id, base, f1, f2, f3, f4, f5, f6, f7, f8, f9) \ 36#define PINGROUP(id, _tile, f1, f2, f3, f4, f5, f6, f7, f8, f9) \
37 { \ 37 { \
38 .name = "gpio" #id, \ 38 .name = "gpio" #id, \
39 .pins = gpio##id##_pins, \ 39 .pins = gpio##id##_pins, \
@@ -51,11 +51,12 @@ enum {
51 msm_mux_##f9 \ 51 msm_mux_##f9 \
52 }, \ 52 }, \
53 .nfuncs = 10, \ 53 .nfuncs = 10, \
54 .ctl_reg = base + REG_SIZE * id, \ 54 .ctl_reg = REG_SIZE * id, \
55 .io_reg = base + 0x4 + REG_SIZE * id, \ 55 .io_reg = 0x4 + REG_SIZE * id, \
56 .intr_cfg_reg = base + 0x8 + REG_SIZE * id, \ 56 .intr_cfg_reg = 0x8 + REG_SIZE * id, \
57 .intr_status_reg = base + 0xc + REG_SIZE * id, \ 57 .intr_status_reg = 0xc + REG_SIZE * id, \
58 .intr_target_reg = base + 0x8 + REG_SIZE * id, \ 58 .intr_target_reg = 0x8 + REG_SIZE * id, \
59 .tile = _tile, \
59 .mux_bit = 2, \ 60 .mux_bit = 2, \
60 .pull_bit = 0, \ 61 .pull_bit = 0, \
61 .drv_bit = 6, \ 62 .drv_bit = 6, \
@@ -82,6 +83,7 @@ enum {
82 .intr_cfg_reg = 0, \ 83 .intr_cfg_reg = 0, \
83 .intr_status_reg = 0, \ 84 .intr_status_reg = 0, \
84 .intr_target_reg = 0, \ 85 .intr_target_reg = 0, \
86 .tile = NORTH, \
85 .mux_bit = -1, \ 87 .mux_bit = -1, \
86 .pull_bit = pull, \ 88 .pull_bit = pull, \
87 .drv_bit = drv, \ 89 .drv_bit = drv, \
@@ -1397,13 +1399,13 @@ static const struct msm_pingroup sdm660_groups[] = {
1397 PINGROUP(111, SOUTH, _, _, _, _, _, _, _, _, _), 1399 PINGROUP(111, SOUTH, _, _, _, _, _, _, _, _, _),
1398 PINGROUP(112, SOUTH, _, _, _, _, _, _, _, _, _), 1400 PINGROUP(112, SOUTH, _, _, _, _, _, _, _, _, _),
1399 PINGROUP(113, SOUTH, _, _, _, _, _, _, _, _, _), 1401 PINGROUP(113, SOUTH, _, _, _, _, _, _, _, _, _),
1400 SDC_QDSD_PINGROUP(sdc1_clk, 0x99a000, 13, 6), 1402 SDC_QDSD_PINGROUP(sdc1_clk, 0x9a000, 13, 6),
1401 SDC_QDSD_PINGROUP(sdc1_cmd, 0x99a000, 11, 3), 1403 SDC_QDSD_PINGROUP(sdc1_cmd, 0x9a000, 11, 3),
1402 SDC_QDSD_PINGROUP(sdc1_data, 0x99a000, 9, 0), 1404 SDC_QDSD_PINGROUP(sdc1_data, 0x9a000, 9, 0),
1403 SDC_QDSD_PINGROUP(sdc2_clk, 0x99b000, 14, 6), 1405 SDC_QDSD_PINGROUP(sdc2_clk, 0x9b000, 14, 6),
1404 SDC_QDSD_PINGROUP(sdc2_cmd, 0x99b000, 11, 3), 1406 SDC_QDSD_PINGROUP(sdc2_cmd, 0x9b000, 11, 3),
1405 SDC_QDSD_PINGROUP(sdc2_data, 0x99b000, 9, 0), 1407 SDC_QDSD_PINGROUP(sdc2_data, 0x9b000, 9, 0),
1406 SDC_QDSD_PINGROUP(sdc1_rclk, 0x99a000, 15, 0), 1408 SDC_QDSD_PINGROUP(sdc1_rclk, 0x9a000, 15, 0),
1407}; 1409};
1408 1410
1409static const struct msm_pinctrl_soc_data sdm660_pinctrl = { 1411static const struct msm_pinctrl_soc_data sdm660_pinctrl = {