aboutsummaryrefslogtreecommitdiffstats
path: root/arch/mips/cavium-octeon/octeon-memcpy.S
diff options
context:
space:
mode:
Diffstat (limited to 'arch/mips/cavium-octeon/octeon-memcpy.S')
-rw-r--r--arch/mips/cavium-octeon/octeon-memcpy.S27
1 files changed, 0 insertions, 27 deletions
diff --git a/arch/mips/cavium-octeon/octeon-memcpy.S b/arch/mips/cavium-octeon/octeon-memcpy.S
index db478dbb9c7b..0ba0eb96d9ac 100644
--- a/arch/mips/cavium-octeon/octeon-memcpy.S
+++ b/arch/mips/cavium-octeon/octeon-memcpy.S
@@ -79,11 +79,6 @@
79/* 79/*
80 * Only on the 64-bit kernel we can made use of 64-bit registers. 80 * Only on the 64-bit kernel we can made use of 64-bit registers.
81 */ 81 */
82#ifdef CONFIG_64BIT
83#define USE_DOUBLE
84#endif
85
86#ifdef USE_DOUBLE
87 82
88#define LOAD ld 83#define LOAD ld
89#define LOADL ldl 84#define LOADL ldl
@@ -119,26 +114,6 @@
119#define t6 $14 114#define t6 $14
120#define t7 $15 115#define t7 $15
121 116
122#else
123
124#define LOAD lw
125#define LOADL lwl
126#define LOADR lwr
127#define STOREL swl
128#define STORER swr
129#define STORE sw
130#define ADD addu
131#define SUB subu
132#define SRL srl
133#define SLL sll
134#define SRA sra
135#define SLLV sllv
136#define SRLV srlv
137#define NBYTES 4
138#define LOG_NBYTES 2
139
140#endif /* USE_DOUBLE */
141
142#ifdef CONFIG_CPU_LITTLE_ENDIAN 117#ifdef CONFIG_CPU_LITTLE_ENDIAN
143#define LDFIRST LOADR 118#define LDFIRST LOADR
144#define LDREST LOADL 119#define LDREST LOADL
@@ -395,12 +370,10 @@ EXC( sb t0, N(dst), s_exc_p1)
395 370
396 COPY_BYTE(0) 371 COPY_BYTE(0)
397 COPY_BYTE(1) 372 COPY_BYTE(1)
398#ifdef USE_DOUBLE
399 COPY_BYTE(2) 373 COPY_BYTE(2)
400 COPY_BYTE(3) 374 COPY_BYTE(3)
401 COPY_BYTE(4) 375 COPY_BYTE(4)
402 COPY_BYTE(5) 376 COPY_BYTE(5)
403#endif
404EXC( lb t0, NBYTES-2(src), l_exc) 377EXC( lb t0, NBYTES-2(src), l_exc)
405 SUB len, len, 1 378 SUB len, len, 1
406 jr ra 379 jr ra