aboutsummaryrefslogtreecommitdiffstats
path: root/arch/arm64/boot/dts/amlogic/meson-gxl.dtsi
diff options
context:
space:
mode:
Diffstat (limited to 'arch/arm64/boot/dts/amlogic/meson-gxl.dtsi')
-rw-r--r--arch/arm64/boot/dts/amlogic/meson-gxl.dtsi6
1 files changed, 3 insertions, 3 deletions
diff --git a/arch/arm64/boot/dts/amlogic/meson-gxl.dtsi b/arch/arm64/boot/dts/amlogic/meson-gxl.dtsi
index 8ed981f59e5a..6524b89e7115 100644
--- a/arch/arm64/boot/dts/amlogic/meson-gxl.dtsi
+++ b/arch/arm64/boot/dts/amlogic/meson-gxl.dtsi
@@ -688,7 +688,7 @@
688 688
689&uart_A { 689&uart_A {
690 clocks = <&xtal>, <&clkc CLKID_UART0>, <&xtal>; 690 clocks = <&xtal>, <&clkc CLKID_UART0>, <&xtal>;
691 clock-names = "xtal", "core", "baud"; 691 clock-names = "xtal", "pclk", "baud";
692}; 692};
693 693
694&uart_AO { 694&uart_AO {
@@ -703,12 +703,12 @@
703 703
704&uart_B { 704&uart_B {
705 clocks = <&xtal>, <&clkc CLKID_UART1>, <&xtal>; 705 clocks = <&xtal>, <&clkc CLKID_UART1>, <&xtal>;
706 clock-names = "xtal", "core", "baud"; 706 clock-names = "xtal", "pclk", "baud";
707}; 707};
708 708
709&uart_C { 709&uart_C {
710 clocks = <&xtal>, <&clkc CLKID_UART2>, <&xtal>; 710 clocks = <&xtal>, <&clkc CLKID_UART2>, <&xtal>;
711 clock-names = "xtal", "core", "baud"; 711 clock-names = "xtal", "pclk", "baud";
712}; 712};
713 713
714&vpu { 714&vpu {