aboutsummaryrefslogtreecommitdiffstats
path: root/include/linux/fpga/fpga-mgr.h
diff options
context:
space:
mode:
authorAnatolij Gustschin <agust@denx.de>2017-06-14 11:36:27 -0400
committerGreg Kroah-Hartman <gregkh@linuxfoundation.org>2017-07-17 11:26:14 -0400
commit68f6be656179d1f0399d77918b3e361dad420455 (patch)
tree850dd36abe562f721e207d8ebd5b3c63fe373f26 /include/linux/fpga/fpga-mgr.h
parent50fa0285955899c1678c5ee47fc69dc56d17b107 (diff)
fpga: Add flag to indicate SPI bitstream is bit-reversed
Add a flag that is passed to the write_init() callback, indicating that the SPI bitstream starts with LSB first. SPI controllers usually send data with MSB first. If an FPGA expects bitstream data as LSB first, the data must be reversed either by the SPI controller or by the driver. Alternatively the bitstream could be prepared as bit-reversed to avoid the bit-swapping while sending. This flag indicates such bit-reversed SPI bitstream. The low-level driver will deal with the flag and perform bit-reversing if needed. Signed-off-by: Anatolij Gustschin <agust@denx.de> Signed-off-by: Joshua Clayton <stillcompiling@gmail.com> Signed-off-by: Alan Tull <atull@kernel.org> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
Diffstat (limited to 'include/linux/fpga/fpga-mgr.h')
-rw-r--r--include/linux/fpga/fpga-mgr.h2
1 files changed, 2 insertions, 0 deletions
diff --git a/include/linux/fpga/fpga-mgr.h b/include/linux/fpga/fpga-mgr.h
index b4ac24c4411d..01c348ca38b7 100644
--- a/include/linux/fpga/fpga-mgr.h
+++ b/include/linux/fpga/fpga-mgr.h
@@ -67,10 +67,12 @@ enum fpga_mgr_states {
67 * FPGA Manager flags 67 * FPGA Manager flags
68 * FPGA_MGR_PARTIAL_RECONFIG: do partial reconfiguration if supported 68 * FPGA_MGR_PARTIAL_RECONFIG: do partial reconfiguration if supported
69 * FPGA_MGR_EXTERNAL_CONFIG: FPGA has been configured prior to Linux booting 69 * FPGA_MGR_EXTERNAL_CONFIG: FPGA has been configured prior to Linux booting
70 * FPGA_MGR_BITSTREAM_LSB_FIRST: SPI bitstream bit order is LSB first
70 */ 71 */
71#define FPGA_MGR_PARTIAL_RECONFIG BIT(0) 72#define FPGA_MGR_PARTIAL_RECONFIG BIT(0)
72#define FPGA_MGR_EXTERNAL_CONFIG BIT(1) 73#define FPGA_MGR_EXTERNAL_CONFIG BIT(1)
73#define FPGA_MGR_ENCRYPTED_BITSTREAM BIT(2) 74#define FPGA_MGR_ENCRYPTED_BITSTREAM BIT(2)
75#define FPGA_MGR_BITSTREAM_LSB_FIRST BIT(3)
74 76
75/** 77/**
76 * struct fpga_image_info - information specific to a FPGA image 78 * struct fpga_image_info - information specific to a FPGA image