aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/fpga/zynq-fpga.c
diff options
context:
space:
mode:
authorJason Gunthorpe <jgunthorpe@obsidianresearch.com>2016-11-21 17:26:44 -0500
committerAlan Tull <atull@opensource.altera.com>2016-11-29 16:51:46 -0500
commit80baf649c2778bb8900cb9011bc712b89faddbdb (patch)
tree6edfe18526c113918a52b885d230c04dd90bf97d /drivers/fpga/zynq-fpga.c
parent1930c2865108d5510d9013aaced3c12be5f413f6 (diff)
fpga zynq: Remove priv->dev
socfpga uses mgr->dev for debug prints, there should be consistency here, so standardize on that. The only other use was for dma which can be replaced with mgr->dev.parent. Signed-off-by: Jason Gunthorpe <jgunthorpe@obsidianresearch.com> Acked-by: Alan Tull <atull@opensource.altera.com> Acked-by: Moritz Fischer <moritz.fischer@ettus.com>
Diffstat (limited to 'drivers/fpga/zynq-fpga.c')
-rw-r--r--drivers/fpga/zynq-fpga.c19
1 files changed, 8 insertions, 11 deletions
diff --git a/drivers/fpga/zynq-fpga.c b/drivers/fpga/zynq-fpga.c
index 86011b07026d..bc8e3ec2b134 100644
--- a/drivers/fpga/zynq-fpga.c
+++ b/drivers/fpga/zynq-fpga.c
@@ -118,7 +118,6 @@
118#define FPGA_RST_NONE_MASK 0x0 118#define FPGA_RST_NONE_MASK 0x0
119 119
120struct zynq_fpga_priv { 120struct zynq_fpga_priv {
121 struct device *dev;
122 int irq; 121 int irq;
123 struct clk *clk; 122 struct clk *clk;
124 123
@@ -218,7 +217,7 @@ static int zynq_fpga_ops_write_init(struct fpga_manager *mgr,
218 INIT_POLL_DELAY, 217 INIT_POLL_DELAY,
219 INIT_POLL_TIMEOUT); 218 INIT_POLL_TIMEOUT);
220 if (err) { 219 if (err) {
221 dev_err(priv->dev, "Timeout waiting for PCFG_INIT\n"); 220 dev_err(&mgr->dev, "Timeout waiting for PCFG_INIT\n");
222 goto out_err; 221 goto out_err;
223 } 222 }
224 223
@@ -232,7 +231,7 @@ static int zynq_fpga_ops_write_init(struct fpga_manager *mgr,
232 INIT_POLL_DELAY, 231 INIT_POLL_DELAY,
233 INIT_POLL_TIMEOUT); 232 INIT_POLL_TIMEOUT);
234 if (err) { 233 if (err) {
235 dev_err(priv->dev, "Timeout waiting for !PCFG_INIT\n"); 234 dev_err(&mgr->dev, "Timeout waiting for !PCFG_INIT\n");
236 goto out_err; 235 goto out_err;
237 } 236 }
238 237
@@ -246,7 +245,7 @@ static int zynq_fpga_ops_write_init(struct fpga_manager *mgr,
246 INIT_POLL_DELAY, 245 INIT_POLL_DELAY,
247 INIT_POLL_TIMEOUT); 246 INIT_POLL_TIMEOUT);
248 if (err) { 247 if (err) {
249 dev_err(priv->dev, "Timeout waiting for PCFG_INIT\n"); 248 dev_err(&mgr->dev, "Timeout waiting for PCFG_INIT\n");
250 goto out_err; 249 goto out_err;
251 } 250 }
252 } 251 }
@@ -263,7 +262,7 @@ static int zynq_fpga_ops_write_init(struct fpga_manager *mgr,
263 /* check that we have room in the command queue */ 262 /* check that we have room in the command queue */
264 status = zynq_fpga_read(priv, STATUS_OFFSET); 263 status = zynq_fpga_read(priv, STATUS_OFFSET);
265 if (status & STATUS_DMA_Q_F) { 264 if (status & STATUS_DMA_Q_F) {
266 dev_err(priv->dev, "DMA command queue full\n"); 265 dev_err(&mgr->dev, "DMA command queue full\n");
267 err = -EBUSY; 266 err = -EBUSY;
268 goto out_err; 267 goto out_err;
269 } 268 }
@@ -296,7 +295,8 @@ static int zynq_fpga_ops_write(struct fpga_manager *mgr,
296 in_count = count; 295 in_count = count;
297 priv = mgr->priv; 296 priv = mgr->priv;
298 297
299 kbuf = dma_alloc_coherent(priv->dev, count, &dma_addr, GFP_KERNEL); 298 kbuf =
299 dma_alloc_coherent(mgr->dev.parent, count, &dma_addr, GFP_KERNEL);
300 if (!kbuf) 300 if (!kbuf)
301 return -ENOMEM; 301 return -ENOMEM;
302 302
@@ -332,15 +332,14 @@ static int zynq_fpga_ops_write(struct fpga_manager *mgr,
332 zynq_fpga_write(priv, INT_STS_OFFSET, intr_status); 332 zynq_fpga_write(priv, INT_STS_OFFSET, intr_status);
333 333
334 if (!((intr_status & IXR_D_P_DONE_MASK) == IXR_D_P_DONE_MASK)) { 334 if (!((intr_status & IXR_D_P_DONE_MASK) == IXR_D_P_DONE_MASK)) {
335 dev_err(priv->dev, "Error configuring FPGA\n"); 335 dev_err(&mgr->dev, "Error configuring FPGA\n");
336 err = -EFAULT; 336 err = -EFAULT;
337 } 337 }
338 338
339 clk_disable(priv->clk); 339 clk_disable(priv->clk);
340 340
341out_free: 341out_free:
342 dma_free_coherent(priv->dev, in_count, kbuf, dma_addr); 342 dma_free_coherent(mgr->dev.parent, count, kbuf, dma_addr);
343
344 return err; 343 return err;
345} 344}
346 345
@@ -418,8 +417,6 @@ static int zynq_fpga_probe(struct platform_device *pdev)
418 if (!priv) 417 if (!priv)
419 return -ENOMEM; 418 return -ENOMEM;
420 419
421 priv->dev = dev;
422
423 res = platform_get_resource(pdev, IORESOURCE_MEM, 0); 420 res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
424 priv->io_base = devm_ioremap_resource(dev, res); 421 priv->io_base = devm_ioremap_resource(dev, res);
425 if (IS_ERR(priv->io_base)) 422 if (IS_ERR(priv->io_base))