summaryrefslogtreecommitdiffstats
path: root/drivers/clk/sunxi-ng
Commit message (Expand)AuthorAge
* clk: sunxi-ng: mux: split out the pre-divider computation codeMaxime Ripard2017-06-07
* clk: sunxi-ng: mux: Don't just rely on the parent for CLK_SET_RATE_PARENTMaxime Ripard2017-06-07
* clk: sunxi-ng: div: Switch to divider_round_rateMaxime Ripard2017-06-07
* clk: sunxi-ng: Pass the parent and a pointer to the clocks round rateMaxime Ripard2017-06-07
* clk: sunxi-ng: explicitly include linux/spinlock.hTobias Klauser2017-06-07
* clk: sunxi-ng: add support for DE2 CCUIcenowy Zheng2017-06-07
* clk: sunxi-ng: a64: Export PLL_PERIPH0 clock for the PRCMChen-Yu Tsai2017-05-31
* clk: sunxi-ng: h3: Export PLL_PERIPH0 clock for the PRCMChen-Yu Tsai2017-05-31
* clk: sunxi-ng: enable SUNXI_CCU_MP for PRCMArnd Bergmann2017-05-18
* clk: sunxi-ng: v3s: Fix usb otg device reset bitYong Deng2017-05-14
* clk: sunxi-ng: a31: Correct lcd1-ch1 clock register offsetChen-Yu Tsai2017-05-14
* Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl...Linus Torvalds2017-05-10
|\
| * Merge tag 'sunxi-clk-for-4.12-2' of https://git.kernel.org/pub/scm/linux/kern...Stephen Boyd2017-04-21
| |\
| | * clk: sunxi-ng: a80: Fix audio PLL comment not matching actual codeChen-Yu Tsai2017-04-13
| | * clk: sunxi-ng: Fix round_rate/set_rate multiplier minimum mismatchChen-Yu Tsai2017-04-13
| | * clk: sunxi-ng: use 1 as fallback for minimum multiplierChen-Yu Tsai2017-04-13
| | * clk: sunxi-ng: fix PRCM CCU CLK_NUMBER valueIcenowy Zheng2017-04-10
| | * clk: sunxi-ng: fix PRCM CCU ir clk parentIcenowy Zheng2017-04-10
| * | Merge tag 'sunxi-clk-for-4.12' of https://git.kernel.org/pub/scm/linux/kernel...Stephen Boyd2017-04-19
| |\|
| | * clk: sunxi-ng: Display index when clock registration failsPriit Laes2017-04-06
| | * clk: sunxi-ng: a33: Add offset and minimum value for DDR1 PLL N factorChen-Yu Tsai2017-04-05
| | * clk: sunxi-ng: a80: Remodel CPU cluster PLLs as N-type multiplier clocksChen-Yu Tsai2017-04-05
| | * clk: sunxi-ng: mult: Support PLL lock detectionChen-Yu Tsai2017-04-05
| | * clk: sunxi-ng: add support for PRCM CCUsIcenowy Zheng2017-04-04
| | * clk: sunxi-ng: sun5i: Fix mux width for csi clockPriit Laes2017-03-06
| | * clk: sunxi-ng: tighten SoC deps on explicit AllWinner SoCsPeter Robinson2017-03-06
| | * clk: sunxi-ng: add Allwinner H5 CCU support for H3 CCU driverIcenowy Zheng2017-03-06
| | * clk: sunxi-ng: gate: Support common pre-dividersChen-Yu Tsai2017-03-06
* | | clk: sunxi-ng: always select CCU_GATEArnd Bergmann2017-04-28
|/ /
* | clk: sunxi-ng: a33: gate then ungate PLL CPU clk after rate changeChen-Yu Tsai2017-04-13
* | clk: sunxi-ng: Add clk notifier to gate then ungate PLL clocksChen-Yu Tsai2017-04-13
* | clk: sunxi-ng: fix build failure in ccu-sun9i-a80 driverTobias Regnery2017-04-13
* | clk: sunxi-ng: fix build error without CONFIG_RESET_CONTROLLERTobias Regnery2017-04-13
* | clk: sunxi-ng: fix recalc_rate formula of NKMP clocksIcenowy Zheng2017-03-20
* | clk: sunxi-ng: Fix div/mult settings for osc12M on A64Philipp Tomsich2017-03-20
|/
* clk: sunxi-ng: sun6i: Fix enable bit offset for hdmi-ddc module clockChen-Yu Tsai2017-03-06
* clk: sunxi: ccu-sun5i needs nkmpArnd Bergmann2017-03-06
* clk: sunxi-ng: mp: Adjust parent rate for pre-dividersChen-Yu Tsai2017-03-06
* clk: sunxi-ng: sun9i-a80: Fix wrong pointer passed to PTR_ERR()Wei Yongjun2017-02-06
* clk: sunxi-ng: select SUNXI_CCU_MULT for sun5iArnd Bergmann2017-02-06
* clk: sunxi-ng: Check kzalloc() for errors and cleanup error pathStephen Boyd2017-02-06
* clk: sunxi-ng: Add A80 Display Engine CCUChen-Yu Tsai2017-01-30
* clk: sunxi-ng: Add A80 USB CCUChen-Yu Tsai2017-01-30
* clk: sunxi-ng: Add A80 CCUChen-Yu Tsai2017-01-30
* clk: sunxi-ng: Support separately grouped PLL lock status registerChen-Yu Tsai2017-01-30
* clk: sunxi-ng: mux: Get closest parent rate possible with CLK_SET_RATE_PARENTChen-Yu Tsai2017-01-30
* clk: sunxi-ng: mux: honor CLK_SET_RATE_NO_REPARENT flagChen-Yu Tsai2017-01-30
* clk: sunxi-ng: mux: Fix determine_rate for mux clocks with pre-dividersChen-Yu Tsai2017-01-30
* clk: sunxi-ng: a33: Set CLK_SET_RATE_PARENT for the GPUMaxime Ripard2017-01-27
* clk: sunxi-ng: Call divider_round_rate if we only have a single parentMaxime Ripard2017-01-27
generated by cgit v1.2.2 (git 2.25.0) at 2025-02-22 00:42:29 -0500